

ARM® CoreSight™ SoC-400

Revision: r3p2

Technical Reference Manual



ARM CoreSight SoC-400

Technical Reference Manual

Copyright © 2011-2013, 2015 ARM. All rights reserved.

Release Information

The following changes have been made to this book.

Change history			
Date	Issue	Confidentiality	Change
04 November 2011	A	Non-Confidential	First release for r0p0
16 April 2012	B	Non-Confidential	First release for r1p0
27 September 2012	C	Non-Confidential	First release for r2p0
14 December 2012	D	Non-Confidential	First release for r2p1
28 June 2013	E	Non-Confidential	First release for r3p0
26 September 2013	F	Non-Confidential	First release for r3p1
16 March 2015	G	Non-Confidential	First release for r3p2

Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of ARM. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, ARM makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word “partner” in reference to ARM’s customers is not intended to create or refer to any partnership relationship with any other company. ARM may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any signed written agreement covering this document with ARM, then the signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM Limited or its affiliates in the EU and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow ARM’s trademark usage guidelines at <http://www.arm.com/about/trademark-usage-guidelines.php>

Copyright © [2011-2013, 2015], ARM Limited or its affiliates. All rights reserved.

ARM Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by ARM and the party that ARM delivered this document to.

Product Status

The information in this document is final, that is for a developed product.

Web Address

<http://www.arm.com>

Contents

ARM CoreSight SoC-400 Technical Reference Manual

	Preface	
	About this book	viii
	Feedback	xii
Chapter 1	Introduction	
	1.1 About CoreSight SoC-400	1-2
	1.2 Compliance	1-6
	1.3 Features	1-7
	1.4 Interfaces	1-8
	1.5 Configurable options	1-9
	1.6 Test features	1-10
	1.7 Product documentation and design flow	1-11
	1.8 Product revisions	1-13
Chapter 2	Functional Overview	
	2.1 DAP components	2-2
	2.2 APB components	2-10
	2.3 ATB interconnect components	2-13
	2.4 Timestamp components	2-19
	2.5 Embedded Cross Trigger components	2-24
	2.6 Trace sink components	2-27
	2.7 Authentication bridges	2-29
	2.8 Granular Power Requester	2-31
Chapter 3	Programmers Model	
	3.1 About the programmers model	3-2

	3.2	Granular Power Requester register summary	3-3
	3.3	Granular Power Requester register descriptions	3-4
	3.4	APB interconnect register summary	3-23
	3.5	APB interconnect register descriptions	3-24
	3.6	ATB funnel register summary	3-31
	3.7	ATB funnel register descriptions	3-32
	3.8	ATB replicator register summary	3-53
	3.9	ATB replicator register descriptions	3-54
	3.10	ETB register summary	3-70
	3.11	ETB register descriptions	3-72
	3.12	TPIU register summary	3-98
	3.13	TPIU register descriptions	3-100
	3.14	CTI register summary	3-136
	3.15	CTI register descriptions	3-138
	3.16	DAP register summary	3-172
	3.17	DAP register descriptions	3-176
	3.18	Timestamp generator register summary	3-204
	3.19	Timestamp generator registers description	3-206
Chapter 4		Debug Access Port	
	4.1	About the Debug Access Port	4-2
	4.2	SWJ-DP	4-5
	4.3	DAPBUS interconnect	4-15
	4.4	DAPBUS asynchronous bridge	4-16
	4.5	DAPBUS synchronous bridge	4-17
	4.6	JTAG-AP	4-18
	4.7	AXI-AP	4-20
	4.8	AHB-AP	4-26
	4.9	APB-AP	4-30
Chapter 5		APB Interconnect Components	
	5.1	APB Interconnect with ROM table	5-2
	5.2	APB asynchronous bridge	5-5
	5.3	APB synchronous bridge	5-6
Chapter 6		ATB Interconnect Components	
	6.1	ATB replicator	6-2
	6.2	ATB funnel	6-3
	6.3	ATB upsizer	6-6
	6.4	ATB downsizer	6-7
	6.5	ATB asynchronous bridge	6-8
	6.6	ATB synchronous bridge	6-10
Chapter 7		Timestamp Components	
	7.1	About the timestamp components	7-2
	7.2	Timestamp generator	7-4
	7.3	Timestamp encoder	7-6
	7.4	Narrow timestamp replicator	7-7
	7.5	Narrow timestamp asynchronous bridge	7-8
	7.6	Narrow timestamp synchronous bridge	7-10
	7.7	Timestamp decoder	7-11
	7.8	Timestamp interpolator	7-12
Chapter 8		Embedded Cross Trigger	
	8.1	Cross-triggering components	8-2
	8.2	CTI	8-3
	8.3	CTM	8-5
	8.4	Event asynchronous bridge	8-6
	8.5	Register slice	8-7

	8.6	Channel asynchronous bridge	8-8
	8.7	Cross Trigger to System Trace Macrocell	8-9
Chapter 9		Trace Port Interface Unit	
	9.1	About the Trace Port Interface Unit	9-2
	9.2	Clocks and resets	9-3
	9.3	Functional interfaces	9-4
	9.4	Trace out port	9-5
	9.5	Trace port triggers	9-7
	9.6	Programming the TPIU for trace capture	9-8
	9.7	Example configuration scenarios	9-9
	9.8	TPIU pattern generator	9-12
Chapter 10		Embedded Trace Buffer	
	10.1	About the ETB	10-2
	10.2	Clocks and resets	10-3
	10.3	Functional Interfaces	10-4
	10.4	ETB trace capture and formatting	10-5
	10.5	ETB RAM support	10-11
Chapter 11		Granular Power Requester	
	11.1	Granular Power Requester interfaces	11-2
Appendix A		Signal Descriptions	
	A.1	Debug Access Port signals	A-2
	A.2	APB component signals	A-14
	A.3	ATB interconnect signals	A-18
	A.4	Timestamp component signals	A-25
	A.5	Trigger component signals	A-32
	A.6	Trace sink signals	A-35
	A.7	Authentication and event bridges	A-38
	A.8	Granular power requester signals	A-40
Appendix B		Revisions	

Preface

This preface introduces the *ARM® CoreSight™ SoC-400 Technical Reference Manual*. It contains the following sections:

- [About this book on page viii.](#)
- [Feedback on page xii.](#)

About this book

This book is for the *Technical Reference Manual* (TRM) for the CoreSight SoC-400 components.

Product revision status

The *rn**pn* identifier indicates the revision status of the product described in this book, where:

- rn** Identifies the major revision of the product.
- pn** Identifies the minor revision or modification status of the product.

Intended audience

This book is written for the following audiences:

- Hardware and software engineers who want to incorporate CoreSight SoC-400 into their design and produce real-time instruction and data trace information from a SoC.
- Software engineers writing tools to use CoreSight SoC-400.

This book assumes that readers are familiar with AMBA bus design and JTAG methodology.

Using this book

This book is organized into the following chapters:

Chapter 1 *Introduction*

Read this for an overview of the CoreSight SoC-400 components.

Chapter 2 *Functional Overview*

Read this for a description of the major functional blocks and the operation of CoreSight SoC-400.

Chapter 3 *Programmers Model*

Read this for a description of the memory map and registers.

Chapter 4 *Debug Access Port*

Read this for a description of the *Debug Access Port* (DAP) components.

Chapter 5 *APB Interconnect Components*

Read this for a description of the APB interconnect components.

Chapter 6 *ATB Interconnect Components*

Read this for a description of the ATB interconnect components.

Chapter 7 *Timestamp Components*

Read this for a description of the timestamp components.

Chapter 8 *Embedded Cross Trigger*

Read this for a description of the *Embedded Cross Trigger* (ECT) components.

Chapter 9 *Trace Port Interface Unit*

Read this for a description of the *Trace Port Interface Unit* (TPIU) components.

Chapter 10 *Embedded Trace Buffer*

Read this for a description of the *Embedded Trace Buffer* (ETB) components.

Chapter 11 *Granular Power Requester*

Read this for a description of the *Granular Power Requester* (GPR) interfaces.

Appendix A *Signal Descriptions*

Read this for a description of the CoreSight SoC-400 signals.

Appendix B *Revisions*

Read this for a description of the technical changes between released issues of this book.

Glossary

The *ARM® Glossary* is a list of terms used in ARM documentation, together with definitions for those terms. The *ARM® Glossary* does not contain terms that are industry standard unless the ARM meaning differs from the generally accepted meaning.

See *ARM® Glossary* <http://infocenter.arm.com/help/topic/com.arm.doc.aeg0014-/index.html>.

Conventions

This book uses the conventions that are described in:

- *Typographical conventions*.
- *Timing diagrams*.
- *Signals on page x*.

Typographical conventions

The following table describes the typographical conventions:


Typographical conventions

Style	Purpose
<i>italic</i>	Introduces special terminology, denotes cross-references, and citations.
bold	Highlights interface elements, such as menu names. Denotes signal names. Also used for terms in descriptive lists, where appropriate.
monospace	Denotes text that you can enter at the keyboard, such as commands, file and program names, and source code.
<u>monospace</u>	Denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.
monospace <i>italic</i>	Denotes arguments to monospace text where the argument is to be replaced by a specific value.
monospace bold	Denotes language keywords when used outside example code.
<and>	Encloses replaceable terms for assembler syntax where they appear in code or code fragments. For example: MRC p15, 0 <Rd>, <CRn>, <CRm>, <Opcode_2>
SMALL CAPITALS	Used in body text for a few terms that have specific technical meanings, that are defined in the <i>ARM® glossary</i> . For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE.

Timing diagrams

The figure *Key to timing diagram conventions on page x* explains the components used in timing diagrams. Variations, when they occur, have clear labels. You must not assume any timing information that is not explicit in the diagrams.

Shaded bus and signal areas are UNDEFINED, so the bus or signal can assume any value within the shaded area at that time. The actual level is unimportant and does not affect normal operation.



Key to timing diagram conventions

Signals

The signal conventions are:

Signal level The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means:

- HIGH for active-HIGH signals.
- LOW for active-LOW signals.

Lowercase n At the start or end of a signal name denotes an active-LOW signal.

Additional reading

This section lists publications by ARM and by third parties.

See *Infocenter* <http://infocenter.arm.com>, for access to ARM documentation.

ARM publications

This book contains information that is specific to this product. See the following documents for other relevant information:

- *ARM® AMBA® APB Protocol Specification* (ARM IHI 0024).
- *ARM® AMBA® 4 ATB Protocol Specification ATBv1.0 and ATBv1.1* (ARM IHI 0032).
- *ARM® AMBA® Specification (Rev 2.0)* (ARM IHI 0011).
- *ARM® AMBA® AXI and ACE Protocol Specification* (ARM IHI 0022).
- *ARM® Debug Interface Architecture Specification, ADIv5.0 to ADIv5.2* (ARM IHI 0031).
- *CoreSight™ Technical Introduction* (ARM EPM 039795).

The following confidential books are only available to licensees:

- *ARM® CoreSight™ SoC-400 Implementation Guide* (ARM DII 0267).
- *ARM® CoreSight™ SoC-400 User Guide* (ARM DUI 0563).
- *ARM® CoreSight™ SoC-400 Integration Manual* (ARM DIT 0037).

- *ARM® CoreSight™ SoC-400 System Design Guide* (ARM DGI 0018).
- *ARM® Cortex®-A Series Processors and CoreSight™ SoC-400 Integration Manual* (ARM DIT 0044).
- *ARM® Cortex®-R Series Processors and CoreSight™ SoC-400 Integration Manual* (ARM DIT 0048).
- *ARM® Cortex®-M Series Processors and CoreSight™ SoC-400 Integration Manual* (ARM DIT 0049).
- *ARM® CoreSight™ Architecture Specification* (ARM IHI 0029).

Other publications

This section lists relevant documents published by third parties:

- *IEEE 1149.1-2001 IEEE Standard Test Access Port and Boundary Scan Architecture (JTAG)*.
- *JEDEC Standard Manufacturer's Identification Code* (JEDEC JEP106).

Feedback

ARM welcomes feedback on this product and its documentation.

Feedback on this product

If you have any comments or suggestions about this product, contact your supplier and give:

- The product name.
- The product revision or version.
- An explanation with as much information as you can provide. Include symptoms and diagnostic procedures if appropriate.

Feedback on content

If you have comments on content then send an e-mail to errata@arm.com. Give:

- The title.
- The number, ARM DDI 0480G.
- The page numbers to which your comments apply.
- A concise explanation of your comments.

ARM also welcomes general suggestions for additions and improvements.

———— **Note** —————

ARM tests the PDF only in Adobe Acrobat and Acrobat Reader, and cannot guarantee the quality of the represented document when used with any other PDF reader.

Chapter 1

Introduction

This chapter introduces CoreSight SoC-400. It contains the following sections:

- *About CoreSight SoC-400* on page 1-2.
- *Compliance* on page 1-6.
- *Features* on page 1-7.
- *Interfaces* on page 1-8.
- *Configurable options* on page 1-9.
- *Test features* on page 1-10.
- *Product documentation and design flow* on page 1-11.
- *Product revisions* on page 1-13.

1.1 About CoreSight SoC-400

CoreSight SoC-400 is a solution for debug and trace of complex SoCs. It includes:

- A library of configurable CoreSight components, written in Verilog. Scripts to render configured instances of the CoreSight components based on your parameter choices.
- An optional flow to graphically configure, integrate, and stitch the supplied components and ARM processors using AMBA Designer and supplied IP-XACT component views.
- Support for the *System Trace Macrocell* (STM) and *Trace Memory Controller* (TMC), which are licensed separately.

1.1.1 Structure of CoreSight SoC-400

The CoreSight SoC-400 components are grouped into the following categories:

Control and access components

Provide access to other debug components and control of debug behavior. Examples include:

- DAP. See [Chapter 4 Debug Access Port](#).
- The *Embedded Cross Trigger* (ECT). See [Chapter 8 Embedded Cross Trigger](#).

Sources

Generate trace data for output through the ATB. Examples include:

- *Program Trace Macrocell* (PTM).
- STM documented separately. See [Additional reading on page x](#).
- CoreSight *Embedded Trace Macrocells* (ETMs), documented separately. See [Additional reading on page x](#).

Links

Provide connection, triggering, and flow of trace data. Examples include:

- Synchronous 1:1 ATB bridge.
- Replicator.
- Trace funnel.

See [Chapter 6 ATB Interconnect Components](#).

Sinks

End points for trace data on the SoC. Examples include:

- *Trace Port Interface Unit* (TPIU) for output of trace data off-chip. See [Chapter 9 Trace Port Interface Unit](#).
- *Embedded Trace Buffer* (ETB) for on-chip storage of trace data in RAM. See [Chapter 10 Embedded Trace Buffer](#).

Timestamp

Generates and transports timestamp across the SoC. Examples include:

- Timestamp generator.
- Timestamp encoder.
- Timestamp decoder.

See [Chapter 7 Timestamp Components](#).

1.1.2 CoreSight SoC-400 block summary

Table 1-1 shows the CoreSight SoC-400 blocks and their current versions.

Table 1-1 CoreSight SoC-400 block summary

Block name	Description	Block version	Revision in programmers model ^a
Authentication bridges			
cxauthreplicator	Authentication replicator	r1p0	-
cxauthasyncbridge	Authentication asynchronous bridge	r1p1	-
cxauthsyncbridge	Authentication synchronous bridge	r1p1	-
Debug Access Port (DAP) blocks			
cxdapahbap	AHB access port	r0p9	8
cxdapapbap	APB access port	r1p0	5
cxdapjtagap	JTAG access port	r0p4	3
cxdapasyncbridge	DAPBUS asynchronous bridge	r0p2	-
cxdapsyncbridge	DAPBUS synchronous bridge	r0p0	-
cxdapaxiap	AXI access port	r1p1	4
cxdapbusic	DAPBUS interconnect	r1p0	-
cxdapswjdp	Serial wire and JTAG debug port:	r2p0	-
	• DAPSWDP.	r1p5	6
	• DAPJTAGDP, IRLen8=0.	r1p5	6
	• DAPJTAGDP, IRLen8=1.	r1p0	0
APB Interconnect components			
cxapbic	APB interconnect	r0p2	-
cxapbasyncbridge	APB asynchronous bridge	r0p2	-
cxapbsyncbridge	APB synchronous bridge	r0p0	-
ATB Interconnect components			
cxatbfunnel	ATB funnel	r1p1	3 3. See <i>ATB funnel register summary</i> on page 3-31.
cxatbupsizer	ATB upsizer	r0p1	-
cxatbdownsizer	ATB downsizer	r0p0	-
cxatbasyncbridge	ATB asynchronous bridge	r0p2	-
cxatbsyncbridge	ATB synchronous bridge	r0p2	-
cxatbreplicator	ATB replicator	r0p1	2
Timestamp components			
extsgen	Timestamp generator	r0p1	1 See <i>Timestamp generator register summary</i> on page 3-204.

Table 1-1 CoreSight SoC-400 block summary (continued)

Block name	Description	Block version	Revision in programmers model ^a
cxtse	Timestamp encoder	r0p3	-
cxntsreplicator	Narrow timestamp replicator	r1p1	-
cxntsyncbridge	Narrow timestamp asynchronous bridge	r1p0	-
cxntssyncbridge	Narrow timestamp synchronous bridge	r0p4	-
extsd	Timestamp decoder	r0p3	-
extsintp	Timestamp Interpolator	r0p0	-
Embedded Cross Trigger			
cxcti	<i>Cross Trigger Interface (CTI)</i>	r1p0	5
cxctm	<i>Cross Trigger Matrix (CTM)</i>	r1p0	-
cxeventasyncbridge	Event asynchronous bridge	r0p2	-
Trace Port Interface Unit			
cxtpiu	TPIU	r1p0	5
Embedded Trace Buffer			
cxetb	ETB	r0p5	4
Granular Power Requester (GPR)			
cxgpr	GPR	r0p1	0

a. If a block has a programmers model, the revision field of the identification register contains the block version.

1.1.3 Typical CoreSight SoC-400 system

Figure 1-1 on page 1-5 shows an example of CoreSight SoC-400 components in a SoC.




Figure 1-1 CoreSight SoC-400 system

———— **Note** ————

- The STM and TMC are licensed separately.
- The ETB and *Embedded Trace FIFO* (ETF) are configurations of the TMC.
- The TMC can also be configured as an *Embedded Trace Router* (ETR). This is not shown in [Figure 1-1](#).

1.2 Compliance

CoreSight SoC-400 is compliant with the following specifications:

- Version 2 of the *ARM® CoreSight™ Architecture Specification*.
- Version 3 of the *ARM® AMBA® APB Protocol Specification*.
- *ARM® AMBA® 4 ATB Protocol Specification ATBv1.0 and ATBv1.1*.
- *ARM® Debug Interface Architecture Specification, ADIv5.0 to ADIv5.2*.
- *ARM® AMBA2 AHB Specification*.
- *ARM® AMBA AXI4 Protocol Specification*.
- *IP-XACT version 1.4, defined by Accellera*.
- *IEEE 1149.1-2001 IEEE Standard Test Access Port and Boundary Scan Architecture(JTAG)*.

1.3 Features

CoreSight SoC-400 has the following features:

- Access to debug features and on-chip AXI, AHB, APB, and JTAG buses through a JTAG or *Serial Wire Debug* (SWD) interface.
- Merging of multiple trace sources into a single trace stream.
- Configurable trace bus widths between 8 bits and 128 bits, with upsizing and downsizing between different widths.
- Capture of trace streams on-chip or off-chip.
- Cross-triggering between different debug and trace components.
- Timestamp generation and system-wide compressed timestamp distribution, including local interpolation to provide local high-resolution timestamps synchronized to a global low-resolution timestamp.
- Support for inserting synchronous and asynchronous clock domain boundaries and power domain boundaries across internal interfaces.
- Improved configurability of components to better optimize area and power consumption.
- Integration with supported ARM processors.
- Integration of STM and TMC, licensed separately.
- IP-XACT views of all components, defining interfaces, signals, and configurability and programmers models.
- Power intent for all components in *Unified Power Format* (UPF), including definitions of how signals must be clamped when parts of the system are powered down.
- Synthesis flow.
- Flow to verify correct CoreSight system integration.
- Optional support for AMBA Designer, enabling graphical component configuration, system stitching, and verification.
- Full compliance with the CoreSight architecture, enabling integration of third-party IP and comprehensive tools support.

1.4 Interfaces

CoreSight SoC-400 provides the following interfaces for connection to the pins of a SoC:

- JTAG and SWD, for debugger control, that share the same pins if they are both supported.
- CoreSight Trace Port, for off-chip trace capture.

CoreSight SoC-400 provides the following interfaces for integration with non-CoreSight parts of the SoC:

- AMBA AXI4.
- AMBA 3 APB.
- AMBA 2 AHB.
- JTAG, for control of legacy on-chip JTAG debug components.
- AMBA low-power interface.

CoreSight SoC-400 uses the following interfaces internally, which are used for communication between CoreSight components:

- AMBA APB3.
- AMBA ATB4.
- Event interface, for connecting trigger inputs and outputs to the CTI.
- Channel interface, for connecting CTIs to the CTM.
- Wide timestamp interface, for providing timestamps to components.
- Narrow timestamp interface, for efficient communication of the timestamp across the system.
- Authentication interface.

1.5 Configurable options

See the *ARM® CoreSight™ SoC-400 Integration Manual*.

1.6 Test features

CoreSight SoC-400 has the following test features:

- MBIST interface for ETB RAM. See [Embedded Trace Buffer](#) on page 2-27.

1.7 Product documentation and design flow

- For information about designing a debug and trace sub system, see the *ARM® CoreSight™ SoC-400 System Design Guide* (SDG) and the *ARM® CoreSight™ Architecture Specification* (AS).

The SDG and the AS are confidential books that are only available to licensees.

- For information about the CoreSight components that CoreSight SoC-400 delivers, see this TRM.

- For instructions on how to configure and integrate the components, see the *ARM® CoreSight™ SoC-400 Integration Manual* (IM).

The IM is a confidential book that is only available to licensees.

- For instructions on how to validate the debug and trace features of your design, see the *ARM® CoreSight™ SoC-400 User Guide* (UG).


The UG is a confidential book that is only available to licensees.

- For instructions on how to perform synthesis on your CoreSight system, see the *ARM® CoreSight™ SoC-400 Implementation Guide* (IG).

The IG is a confidential book that is only available to licensees.

The validation flow works with your existing SoC testbench. The validation modules, such as the *cxdt*, can be instantiated at the testbench level. This makes it possible to accommodate the validation flow without any modification to your SoC under test.

[Figure 1-2 on page 1-12](#) shows how you can design, implement, and validate the debug and trace components in a SoC that contains one or more ARM processors.



* Only when a PIL is required and the ARM processor deliverables do not include it

** Trace macrocell and other CoreSight components, for example TMC or STM, are licensed separately from CoreSight SoC-400

*** Only when a PIL is required

Can be done in AMBA Designer

Figure 1-2 Design and validation workflow with CoreSight SoC-400

1.8 Product revisions

This section describes the differences in functionality between product revisions:

- r0p0** First release.
- r0p0-r1p0** Two new components added:
 - Granular Power Requester. See [Granular Power Requester on page 2-31](#).
 - Timestamp interpolator. See [Timestamp interpolator on page 7-12](#).
- r1p0-r2p0** r2p0 includes fixes for all known engineering errata relating to r1p0.
- r2p0-r2p1** r2p1 includes fixes and IP-XACT changes.
- r2p1-r3p0** r3p0 delivers:
 - Test code written in C.
 - Example testbenches and example debug and trace sub systems.
 - Fixes and IP-XACT changes.
- r3p0-r3p1** r3p1 delivers:
 - Performance improvements to timestamp components.
 - Fixes and IP-XACT changes.
- r3p1-r3p2** r3p2 delivers:
 - Configuration or I/O changes to the following components:
 - cxdapswjdp.
 - cxntsyncbridge.
 - cxdapapbap.
 - cxetb.
 - cxcti.
 - cxctm.
 - Two new components added:
 - cxctitocxstm.
 - cxchannelasynbridge.
 - Component IP-XACT updates.
 - Component IP-XACT updates.
 - Verification flow updates

Chapter 2

Functional Overview

This chapter introduces the components available for building a CoreSight SoC-400 trace and debug infrastructure. It describes the basic function of each block and its I/O signals. The configurable parameters for each block are described.

This chapter contains the following sections:

- *DAP components on page 2-2.*
- *APB components on page 2-10.*
- *ATB interconnect components on page 2-13.*
- *Timestamp components on page 2-19.*
- *Embedded Cross Trigger components on page 2-24.*
- *Trace sink components on page 2-27.*
- *Authentication bridges on page 2-29.*
- *Granular Power Requester on page 2-31.*

2.1 DAP components

The DAP is a collection of components through which off-chip debug tools access a SoC. For more information about the DAP, see [Chapter 4 Debug Access Port](#). It consists of the following components:

- [Serial Wire or JTAG Debug Port](#).
- [DAPBUS interconnect](#).
- [DAPBUS asynchronous bridge on page 2-3](#).
- [DAPBUS synchronous bridge on page 2-4](#).
- [JTAG access port on page 2-5](#).
- [AXI access port on page 2-5](#).
- [AHB access port on page 2-7](#).
- [APB access port on page 2-8](#).

2.1.1 Serial Wire or JTAG Debug Port

The *Serial Wire or JTAG Debug Port* (SWJ-DP) connects either a Serial Wire Debug or JTAG probe to the CoreSight SoC-400 debug system. This is the entry point into the debug infrastructure from the external debugger through the *Debug Port* (DP). [Figure 2-1](#) shows the external connections on the SWJ-DP.

The SWJ-DP has the following configurable features:

- 4-bit or 8-bit JTAG-DP *Instruction Register* (IR) length.

See [Chapter 4 Debug Access Port](#).




Figure 2-1 SWJ-DP block diagram

2.1.2 DAPBUS interconnect

The DAPBUS interconnect connects a debug port to a configurable number of access ports.

The DAPBUS interconnect has the following key features:

- Combinational interconnect.

- Single power domain.
- One slave interface port to connect to the DP.
- Configurable number of master interfaces from 1-32.

Figure 2-2 shows the external connections on the DAPBUS interconnect. $\langle x \rangle$ is the interface number of the master port.




Figure 2-2 DAPBUS interconnect block diagram

2.1.3 DAPBUS asynchronous bridge

The DAPBUS asynchronous bridge enables data transfer between two asynchronous clock domains within the DAP sub system. The DAPBUS asynchronous bridge is designed to exist across two power domains and provides a *Low-power Interface (LPI)*.

The DAPBUS asynchronous bridge has the following key features:

- Configurable LPI.
- Supports asynchronous clock domain crossing.
- Configurable as one of the following blocks:
 - A slave interface block.
 - A master interface block.
 - A full bridge including slave and master interfaces.

Figure 2-3 on page 2-4 shows the external connections on the DAPBUS asynchronous bridge.




Figure 2-3 DAPBUS asynchronous bridge block diagram

2.1.4 DAPBUS synchronous bridge

The DAPBUS synchronous bridge enables data transfer between two synchronous clock domains within the DAP sub system.

It also provides an LPI to support power-gating within a single voltage domain. The AMBA-compliant LPI is optional on the DAPBUS synchronous bridge.

The DAPBUS synchronous bridge has the following key features:

- Register slice for timing closure.
- Configurable forward, backward, or full register slice.
- Supports synchronous clock domain crossing:
 - SYNC 1:1.
 - SYNC 1:n.
 - SYNC n:1.
 - SYNC n:m.

Figure 2-4 on page 2-5 shows the external connections on the DAPBUS synchronous bridge.




Figure 2-4 DAPBUS synchronous bridge block diagram

2.1.5 JTAG access port

The *JTAG Access Port* (JTAG-AP) provides JTAG access to on-chip components, operating as a JTAG master port to drive JTAG chains throughout a SoC.

Figure 2-5 shows the external connections on the JTAG-AP.




Figure 2-5 JTAG Access Port block diagram

2.1.6 AXI access port

The *AXI Access Port* (AXI-AP) is an AXI bus master and enables a debugger to issue AXI transactions. You can connect it to other memory systems using a suitable bridging component.

The AXI-AP has the following features:

- Supports a single clock domain.
- Has a configurable 32-bit or 64-bit address width.
- Has a configurable 32-bit or 64-bit data width.
- Has AXI4 interface support for the following:
 - *Large Physical Address Extension* (LPAE).

- Burst length of one.
- No out-of-order transactions.
- No multiple outstanding accesses except for barrier transactions.
- No write data interleaving.
- Only aligned transfers.
- No EXCLUSIVE and LOCK transactions.
- No QoS signaling.
- Has ACE-Lite support for system coherency as follows:
 - ReadOnce and WriteUnique support for shared memory regions.
 - ReadNoSnoop and WriteNoSnoop support for non-shared memory regions.
 - Synchronization and memory barrier transactions support.
- Is little-endian.
- Supports error responses.
- Supports packed transfers, enabling multiple 8-bit or 16-bit transfers to be issued with a single debugger access to the AXI-AP.

You must configure the AXI-AP during implementation, with the following parameters:

- AXI_ADDR_WIDTH, 32-bit or 64-bit.
- AXI_DATA_WIDTH, 32-bit or 64-bit.

See [Chapter 4 Debug Access Port](#).

[Figure 2-6 on page 2-7](#) shows the external connections on the AXI-AP.




Figure 2-6 AXI Access Port block diagram

Note

aw and *dw* are calculated automatically from AXI_ADDR_WIDTH and AXI_DATA_WIDTH, respectively, when the rtl is rendered.

2.1.7 AHB access port

The *AHB Access Port* (AHB-AP) is an AHB bus master and enables a debugger to issue AHB transactions. You can connect it to other memory systems using a suitable bridging component.

The AHB-AP has the following features:

- Single clock domain.
- Support for AMBA 2 AHB, ARM11 AHB extensions, and TrustZone extensions.
- Does not support the following AHB features:
 - BURST or SEQ transactions.
 - Exclusive accesses.
 - Unaligned transfers.

See [Chapter 4 Debug Access Port](#).

Figure 2-7 shows the external connections on the AHB-AP.




Figure 2-7 AHB Access Port block diagram

2.1.8 APB access port

The *APB Access Port* (APB-AP) is an APB bus master and enables a debugger to issue APB transactions. This is normally used to control a dedicated CoreSight APB bus for programming CoreSight components.

The APB-AP has the following features:

- Single clock domain.
- AMBA 3 APB support.
- A 32-bit data bus. All transactions are 32 bits wide and are aligned to a 32-bit boundary.
- PADDR31 support for distinguishing between accesses from a debugger and on-chip debug software.

See [Chapter 4 Debug Access Port](#).

Figure 2-8 on page 2-9 shows the external connections on the APB-AP.




Figure 2-8 APB Access Port block diagram

2.2 APB components

This section describes the components that are used to build a debug APB interconnect

2.2.1 APB interconnect with ROM table

The *APB InterConnect* (APBIC) with ROM table connects multiple APB masters to multiple slaves. The APBIC implements a ROM table that contains information about the components in a CoreSight SoC-400 system.


The debug APBIC has the following key features:

- Configurable number of APB slave interfaces, in the range 1-4.
- Configurable number of APB master interfaces, in the range 1-64.
- Auto-generated ROM table at offset zero.
- Enables cascading of decoders, each covering an address range, and having its own ROM table at offset zero within its address range.

The APBIC operates in a single clock domain. Use asynchronous bridges to connect other components that are not synchronous.

Figure 2-9 shows the external connections on the APBIC. <x> in the figure denotes an automatically-generated numeric interface number. The following depend on the configuration:

- *aw* is the APB address width.



*Present on slave interface 0 only.

Figure 2-9 APB interconnect with ROM table block diagram

Note

saw, the slave port address width, and *maw*, the master port address width, are calculated automatically from top-level configuration parameters when the rtl is rendered.

For information about the APBIC registers, see [Chapter 3 Programmers Model](#).

Cascading APBICs

Systems that require more than the maximum configurable number of slaves can use a cascading approach. You can connect two or more APBICs to implement a hierarchy of APB peripherals.

For more information on cascading APB interconnects, see the *ARM® CoreSight™ SoC-400 Integration Manual*.

2.2.2 APB asynchronous bridge

The APB asynchronous bridge enables data transfer between two asynchronous clock domains.

It is designed to exist across two power domains and provides an LPI.

The APB asynchronous bridge has the following key features:

- Supports asynchronous clock domain crossing.
- Configurable generation of only slave interface, or only master interface, or full blocks.
- Configurable LPI.

Figure 2-10 shows the external connections to the APB asynchronous bridge.




Figure 2-10 APB asynchronous bridge block diagram

2.2.3 APB synchronous bridge

The APB synchronous bridge enables data transfer between two synchronous clock domains.

It also provides an LPI to support power-gating with a single voltage domain.

The APB synchronous bridge has the following key features:

- Register slice for timing closure.
- Configurable LPI.
- Supports synchronous clock domain crossing:
 - SYNC 1:1.
 - SYNC 1:n.
 - SYNC n:1.
 - SYNC n:m.
- Configurable forward, reverse, or full register slice.

Figure 2-11 on page 2-12 shows the external connections on the APB synchronous bridge.




Figure 2-11 APB synchronous bridge block diagram

2.3 ATB interconnect components

The ATB interconnect facilitates the transfer of trace data around the CoreSight SoC-400 debug system. A custom-generated interconnect infrastructure also uses these components to provide additional functionality as required by your system architecture:

- [ATB replicator](#).
- [ATB funnel](#) on page 2-14.
- [ATB upsizer](#) on page 2-15.
- [ATB downsizer](#) on page 2-15.
- [ATB asynchronous bridge](#) on page 2-16.
- [ATB synchronous bridge](#) on page 2-17.

See [Chapter 6 ATB Interconnect Components](#).

2.3.1 ATB replicator

The ATB replicator propagates data from a single master to two slaves at the same time.

The ATB replicator has the following key features:

- Configurable ATB data width.
- 1:2 replicator.
- Configurable APB programming interface to enable or disable interfaces and set up ID-based filtering.

The following parameter affects the signals of the ATB replicator:

- `ATB_DATA_WIDTH`, which has a value of 8, 16, 32, or 64.

[Figure 2-12](#) shows the external connections on the ATB replicator.




Figure 2-12 ATB replicator block diagram

Note

In [Figure 2-12 on page 2-13](#), *bw* and *dw* are generated automatically from the parameter `ATB_DATA_WIDTH`.

2.3.2 ATB funnel

The ATB funnel merges the trace from multiple ATB buses and sends the data to a single ATB bus.

The ATB funnel has the following key features:

- Configurable ATB data width.
- Configurable number of slave interfaces.
- Programmable arbitration scheme with the features:
 - Programmable priority between slave interfaces.
 - Round-robin arbitration between slave interfaces with the same priority.
 - Programmable enable/disable of each slave interface.
- Optional APB programming interface, to save area when the debugger does not have to modify the arbitration scheme or disable individual slave interfaces.

You can specify an optional APB configuration interface.

The parameter `ATB_DATA_WIDTH`, which can have a value of 8, 16, 32, 64 or 128, affects the bus size of some signals of the ATB funnel. See *dw* in [Figure 2-13](#), where *dw* = `ATB_DATA_WIDTH-1`.

[Figure 2-13](#) shows the external connections on the ATB funnel. *<x>* denotes the auto-generated interface number of the specific ATB interface.




Figure 2-13 ATB funnel block diagram

Note

In [Figure 2-13 on page 2-14](#), *bw* is generated automatically from the parameter `ATB_DATA_WIDTH`.

2.3.3 ATB upsizer

The ATB upsizer converts the trace data on a narrower ATB bus on to a wider bus.

The ATB upsizer has the following key features:

- Supports the following data width ratios:
 - 1:2.
 - 1:4.
 - 1:8.
 - 1:16.
- Configurable slave interface data width.
- Configurable master interface data width.

The following parameters affects the signals of the ATB upsizer:

- `ATB_DATA_WIDTH_SLAVE`, which has a value of 8, 16, 32, or 64. See *sdw* in [Figure 2-14](#) where $sdw = ATB_DATA_WIDTH_SLAVE - 1$.
- `ATB_DATA_WIDTH_MASTER`, which has a value of 64 or 128. See *mdw* in [Figure 2-14](#) where $mdw = ATB_DATA_WIDTH_MASTER - 1$.

[Figure 2-14](#) shows the external connections to the ATB upsizer.




Figure 2-14 ATB upsizer block diagram

Note

In [Figure 2-14](#), *sbw* and *mbw* are generated automatically from the parameters `ATB_DATA_WIDTH_SLAVE` and `ATB_DATA_WIDTH_MASTER`, respectively.

2.3.4 ATB downsizer

The ATB downsizer converts the trace data on a wider ATB bus onto a narrower width bus.

The ATB downsizer has the following key features:

- Supports the following data width ratios:
 - 2:1.
 - 4:1.

- 8:1.
- 16:1.
- Configurable slave interface data width.
- Configurable master interface data width.

The following parameters affect the signals of the ATB downsizer:

- ATB_DATA_WIDTH_SLAVE, which has a value of 64 or 128. See *sdw* in [Figure 2-14 on page 2-15](#) where $sdw = ATB_DATA_WIDTH_SLAVE - 1$.
- ATB_DATA_WIDTH_MASTER, which has a value of 8, 16, 32, or 64. See *mdw* in [Figure 2-14 on page 2-15](#) where $mdw = ATB_DATA_WIDTH_MASTER - 1$.

[Figure 2-15](#) shows the external connections on the ATB downsizer.




Figure 2-15 ATB downsizer block diagram

Note

In [Figure 2-15](#), *sbw* and *mbw* are generated automatically from the parameters ATB_DATA_WIDTH_SLAVE and ATB_DATA_WIDTH_MASTER, respectively.

2.3.5 ATB asynchronous bridge

The ATB asynchronous bridge enables data transfer between two asynchronous clock domains. The ATB asynchronous bridge is designed to exist across two power domains, and provides an LPI.

The ATB asynchronous bridge has the following key features:

- Supports asynchronous clock domain crossing.
- Configurable ATB data width.
- Configurable LPI.
- Configurable as one of the following:
 - A slave interface block.
 - A master interface block.
 - A full bridge.

The following parameter affects the signals of the ATB asynchronous bridge:

- ATB_DATA_WIDTH, which has a value of 8, 16, 32, 64 or 128. See *dw* in [Figure 2-16 on page 2-17](#) where $dw = ATB_DATA_WIDTH - 1$.

Figure 2-16 shows the external connections to the ATB asynchronous bridge.




Figure 2-16 ATB asynchronous bridge block diagram

Note

In Figure 2-16, *bw* is generated automatically from the parameter ATB_DATA_WIDTH.

2.3.6 ATB synchronous bridge

The ATB synchronous bridge enables data transfer between two synchronous clock domains. It also provides an LPI to support power-gating with a single voltage domain.

The ATB synchronous bridge has the following key features:

- Configurable ATB data width.
- Configurable forward, backward, or full register slice.
- Supports synchronous clock domain crossing:
 - SYNC 1:1.
 - SYNC 1:n.
 - SYNC n:1.
 - SYNC n:m.
- Configurable FIFO depth in powers of 2 with a maximum depth of 256, when the bridge type is set to FULL. This can be used to implement a small trace FIFO, as an alternative to implementing an ETF.
- Configurable LPI.

The following parameter affects the signals of the ATB synchronous bridge:

ATB_DATA_WIDTH, which has a value of 8, 16, 32, 64 or 128. See *dw* in Figure 2-17 on page 2-18 where $dw = \text{ATB_DATA_WIDTH} - 1$.

Figure 2-17 on page 2-18 shows the external connections to the ATB synchronous bridge.




Figure 2-17 ATB synchronous bridge block diagram

Note

In Figure 2-17, *bw* is generated automatically from the parameter `ATB_DATA_WIDTH`.

2.3.7 ATB Phantom Bridges

The ATB components described are compliant with the ATBv1.1 protocol which is defined as part of AMBA 4, and referred to here as ATB4. Some other ATB components might be compliant with the ATBv1.0 protocol which is defined as part of AMBA 3, and referred to here as ATB3. The only difference between ATB3 and ATB4 is the optional inclusion of the **syncreq** signal in ATB4.

Two *phantom bridge* components are provided to allow IP-XACT stitchers to connect components with ATB3 and ATB4 interfaces:

- `cxatb3to4bridge`
- `cxatb4to3bridge`

These phantom bridge components do not contain any logic - they guide stitching tools to make the correct connections between components that have been packaged according to the two different bus definitions.

2.4 Timestamp components

The timestamp components generate timestamp values that can be used for CoreSight timestamping or processor generic time. The Narrow timestamp components distribute CoreSight timestamps to multiple destinations within a SoC. The Narrow timestamp components must not be used to distribute processor generic time. The components available to build this system are:

- [Timestamp generator](#).
- [Timestamp encoder on page 2-20](#).
- [Narrow timestamp replicator on page 2-20](#).
- [Narrow timestamp asynchronous bridge on page 2-21](#).
- [Narrow timestamp synchronous bridge on page 2-21](#).
- [Timestamp decoder on page 2-22](#).
- [Timestamp interpolator on page 2-22](#).

See [Chapter 7 Timestamp Components](#).

2.4.1 Timestamp generator

The timestamp generator generates a timestamp value that provides a consistent view of time for multiple blocks in a SoC.

The timestamp generator can be used to generate CoreSight timestamps or processor generic time, because it is compliant with the ARM Generic Timer specification for a memory-mapped counter module. For information on the ARM Generic Timer, see the relevant ARM Architecture Reference Manual for the processor core you are debugging.

SoCs normally require both sources of timestamp values, and these must be controlled independently. You can instantiate two timestamp generators to meet this requirement. See [Chapter 7 Timestamp Components](#) for more information.

The timestamp generator has the following key features:

- 64 bits wide to avoid roll-over issues.
- Starts from zero or a programmable value.
- A control APB interface enables the timer to be saved and restored across powerdown events.
- A read-only APB interface enables the timer value to be read by Non-secure software and debug tools.
- Input to stop the timer value incrementing during full-system debug.

For more information on the timestamp generator, see [Chapter 7 Timestamp Components](#).

For information on the timestamp generator register description, see [Timestamp generator register summary on page 3-204](#).

[Figure 2-18 on page 2-20](#) shows the external connections on the timestamp generator.




Figure 2-18 Timestamp generator block diagram

2.4.2 Timestamp encoder

The timestamp encoder converts the 64-bit timestamp value from the timestamp generator to a 7-bit encoded value. This is called a narrow timestamp. It also encodes and sends the timestamp value over a 2-bit synchronization channel.

Figure 2-19 shows the external connections on the timestamp encoder.




Figure 2-19 Timestamp encoder block diagram

2.4.3 Narrow timestamp replicator

The narrow timestamp replicator distributes the encoded timestamp and synchronization data to multiple master interfaces. You can configure the number of master interfaces.

The narrow timestamp replicator has the following key features:

- 1:n distribution of narrow timestamp bus.
- Configurable number of narrow timestamp master interfaces.

Figure 2-20 on page 2-21 shows the external connections on the narrow timestamp replicator.




Figure 2-20 Narrow timestamp replicator block diagram

2.4.4 Narrow timestamp asynchronous bridge

The narrow timestamp asynchronous bridge enables the transfer of timestamp information across different clock and power domains.

The narrow timestamp asynchronous bridge has the following key features:

- Supports asynchronous clock domain crossing.
- LPI, that is not configurable.

Figure 2-21 shows the external connections on the narrow timestamp asynchronous bridge.




Figure 2-21 Narrow timestamp asynchronous bridge block diagram

2.4.5 Narrow timestamp synchronous bridge

The narrow timestamp synchronous bridge enables the transfer of timestamp information across clock and power domains that have individual clock enables.

The narrow timestamp synchronous bridge has the following key features:

- LPI, that is not configurable.
- Supports synchronous clock domain crossing:
 - SYNC 1:1.
 - SYNC 1:n.
 - SYNC n:1.
 - SYNC n:m.

Figure 2-22 shows the external connections on the narrow timestamp synchronous bridge.




Figure 2-22 Narrow timestamp synchronous bridge block diagram

2.4.6 Timestamp decoder

The timestamp decoder converts the narrow timestamp interface and synchronization data back to a 64-bit value. This is the format in which the CoreSight SoC-400 trace components require their timestamp. It decodes the narrow timestamp interface to a 64-bit wide timestamp signal.

Figure 2-23 shows the external connections on the timestamp decoder.




Figure 2-23 Timestamp decoder block diagram

2.4.7 Timestamp interpolator

CoreSight SoC-400 components require timestamp values that allow software to correlate events. A timestamp generator generates timestamp values. This is typically at a clock rate that is much slower than the operating frequency of CoreSight SoC-400 components. The timestamp interpolator uses the timestamp values from the timestamp generator as reference and generates timestamp values at a rate required by CoreSight SoC-400 components.


The timestamp interpolator has the following key features:

- Configurable ratio of **SCLK** base frequency to **SCLK** minimum frequency.
- Configurable ratio of **FCLK** maximum frequency to **SCLK** base frequency.
- Single clock domain operation.
- Supports dynamic variation in clock frequencies.

SCLK This is the slow clock on which the timestamp generator operates. **SCLK** is the **clk** port on the timestamp generator.

FCLK This is the fast local clock on which the timestamp interpolator operates. **FCLK** is the **clk** port on the timestamp interpolator.

Figure 2-24 on page 2-23 shows the external connections on the timestamp interpolator.

**Figure 2-24 Timestamp interpolator block diagram**

2.5 Embedded Cross Trigger components

CoreSight SoC-400 contains the following cross-trigger components to control the logging of debug information:

- [Cross Trigger Interface](#).
- [Cross Trigger Matrix](#).
- [Event asynchronous bridge on page 2-25](#).

The CTI, CTM, and Event asynchronous bridge form the ECT sub-system that passes debug events from one debug component to another. For example, the ECT can communicate debug state information from one processor to the others so that you can stop the program execution on one or more processors at the same time if required.

2.5.1 Cross Trigger Interface

The CTI combines and maps the trigger requests, and broadcasts them to all other interfaces on the ECT sub system. When the CTI receives a trigger request it maps this onto a trigger output. This enables the CoreSight sub systems to cross trigger with each other. [Figure 2-25](#) shows the external connections on the CTI.




Figure 2-25 Cross Trigger Interface block diagram

2.5.2 Cross Trigger Matrix

The CTM block distributes the trigger events. It connects to at least two CTIs and to other CTMs where required in a design. [Figure 2-26 on page 2-25](#) shows the external connections on the CTM block.




Figure 2-26 Cross Trigger Matrix block diagram

2.5.3 Event asynchronous bridge

The event asynchronous bridge is a fixed component that synchronizes events on a single channel from the slave domain to the master domain. The event acknowledge from the master domain is synchronized and presented to the slave domain.

If the event is a pulse, the bridge internally stretches the event until it receives an acknowledge from the master domain. In this mode of operation, additional events from the slave domain are ignored until the acknowledge is received at the slave domain.

Figure 2-27 shows the external connections on the event asynchronous bridge.




Figure 2-27 Event asynchronous bridge block diagram

2.5.4 Channel asynchronous bridge

The channel asynchronous bridge is a wrapper component that instantiates four event asynchronous bridges as described in [Event asynchronous bridge](#). This component is provided for convenience when using automated stitching tools.

2.5.5 Cross Trigger to System Trace Macrocell

The cxcitocxstm component is provided to simplify connection of triggers from a CTI to the hardware event inputs of an STM. The component is combinatorial, and provides direct and inverted event outputs from a single trigger input.

The following figure shows the cxcitocxstm component.




Figure 2-28 cxcitocxstm component

2.6 Trace sink components

CoreSight SoC-400 contains the following components that receive debug information and forward it to the main debug infrastructure. The trace sink components are:

- [Trace Port Interface Unit](#).
- [Embedded Trace Buffer](#).

2.6.1 Trace Port Interface Unit

The TPIU connects an ATB to an external trace port. [Figure 2-29](#) shows the external connections on the TPIU.




Figure 2-29 Trace Port Interface Unit block diagram

2.6.2 Embedded Trace Buffer

The ETB stores trace data in an on-chip RAM for later inspection by debug tools. The trace data buffer RAM size is configurable.

[Figure 2-30 on page 2-28](#) shows the external connections of the ETB. In [Figure 2-30 on page 2-28](#), *aw* is the highest order bit of the RAM address bus, and is dependent on the configured RAM size.




Figure 2-30 Embedded Trace Buffer block diagram

2.7 Authentication bridges

The additional bridges are:

- [Authentication replicator.](#)
- [Authentication asynchronous bridge.](#)
- [Authentication synchronous bridge on page 2-30.](#)

The authentication bridges provide authenticated debug control links in security-enabled CoreSight SoC-400 systems. These components are not required if this security is not required.

2.7.1 Authentication replicator

The authentication replicator enables the transfer of authentication signals from one master to multiple slaves.

The authentication replicator has the following key features:

- Configurable for specific authentication signals.
- Configurable for a number of authentication masters.

[Figure 2-31](#) shows the external connections on the authentication replicator.




Figure 2-31 Authentication replicator block diagram

2.7.2 Authentication asynchronous bridge

The authentication asynchronous bridge enables transfer of authentication signals between two asynchronous clock domains.

The authentication asynchronous bridge has the following key features:

- Configurable for specific authentication signals.
- Supports asynchronous clock domain crossing.

[Figure 2-32 on page 2-30](#) shows the external connections on the authentication asynchronous bridge.




Figure 2-32 Authentication asynchronous bridge block diagram

2.7.3 Authentication synchronous bridge

The authentication synchronous bridge enables the transfers of authentication signals between two synchronous clock domains. It can also be used as a register slice to break long timing paths.

The authentication synchronous bridge has the following key features:

- Configurable for specific authentication signals.
- Register slice for timing closure.

Figure 2-33 shows the external connections on the authentication synchronous bridge.




Figure 2-33 Authentication synchronous bridge block diagram

2.8 Granular Power Requester

The GPR enables a debugger to control powerup and powerdown of specific components within a debug and trace sub system. Without the GPR, the CoreSight DAP components only support system level powerup and powerdown of the entire CoreSight system. The finer granularity provided by the GPR enables implementation of power strategies during both debug and ATPG testing.

The GPR has a configurable number of power-control interfaces, up to 32. Synchronizers are implemented on the **cpwrupack** input signals, enabling the power-control interfaces to connect to components in a different clock domain.

Figure 2-34 shows the external connections on the GPR.

You must configure the GPR during implementation with the following parameters:

- NUM_CPWRUPM. See Figure 2-34.




Figure 2-34 Granular Power Requester block diagram

Chapter 3

Programmers Model

This chapter describes the programmers model for the CoreSight SoC-400 components. It contains the following sections:

- [About the programmers model on page 3-2.](#)
- [Granular Power Requester register summary on page 3-3.](#)
- [Granular Power Requester register descriptions on page 3-4.](#)
- [APB interconnect register summary on page 3-23.](#)
- [APB interconnect register descriptions on page 3-24.](#)
- [ATB funnel register summary on page 3-31.](#)
- [ATB funnel register descriptions on page 3-32.](#)
- [ATB replicator register summary on page 3-53.](#)
- [ATB replicator register descriptions on page 3-54.](#)
- [ETB register summary on page 3-70.](#)
- [ETB register descriptions on page 3-72.](#)
- [TPIU register summary on page 3-98.](#)
- [TPIU register descriptions on page 3-100.](#)
- [CTI register summary on page 3-136.](#)
- [CTI register descriptions on page 3-138.](#)
- [DAP register summary on page 3-172.](#)
- [DAP register descriptions on page 3-176.](#)
- [Timestamp generator register summary on page 3-204.](#)
- [Timestamp generator registers description on page 3-206.](#)

3.1 About the programmers model

This section describes register information for the CoreSight SoC-400 components. The following applies to all the CoreSight SoC-400 register descriptions:

- All CoreSight SoC component registers are 32 bits wide.
- The base address is not fixed, and can be different for any particular system implementation. The offset of each register from the base address is fixed.
- Do not attempt to access reserved or unused address locations. Attempting to access these locations can result in UNPREDICTABLE behavior.
- Unless otherwise stated in the accompanying text:
 - Do not modify UNDEFINED register bits.
 - Ignore UNDEFINED register bits on a read operation.
 - A system or powerup reset resets all register bits to 0.
- Access types are described as follows:

RW	Read and write.
RO	Read-only.
WO	Write-only.
SBZ	Should-Be-Zero.
SBZP	Should-Be-Zero-or-Preserved.
RAZ	Read-As-Zero.
RAZ/WI	Read-As-Zero, Writes Ignored.
- Where only a single value is shown for a multi-bit register field, it is the default value. Other values might be architecturally-defined but are not available in the given component.

3.2 Granular Power Requester register summary

Table 3-1 shows the GPR registers in offset order from the base memory address.

Table 3-1 cxgpr register summary

Offset	Name	Type	Reset	Description
0x000	CPWRUPREQ	RW	0x00000000	Debug Power Request register on page 3-4
0x004	CPWRUPACK	RO	0x00000000	Debug Power Acknowledge register on page 3-7
0xF00	ITCTRL	RO	0x00000000	Integration Mode Control register on page 3-10
0xFA0	CLAIMSET	RW	0x0000000F	Claim Tag Set register on page 3-11
0xFA4	CLAIMCLR	RW	0x00000000	Claim Tag Clear register on page 3-11
0xFB0	LAR	WO	0x00000000	Lock Access Register on page 3-12
0xFB4	LSR	RO	0x00000003	Lock Status Register on page 3-12
0xFB8	AUTHSTATUS	RO	0x00000000	Authentication Status register on page 3-13
0xFBC	DEVARCH	RO	0x00000000	Device Architecture register on page 3-14
0xFC8	DEVID	RO	0x00000001	Device Configuration register on page 3-15
0xFCC	DEVTYPE	RO	0x00000034	Device Type Identifier register on page 3-15
0xFD0	PIDR4	RO	0x00000004	Peripheral ID4 Register on page 3-16
0xFD4	-	-		Reserved
0xFD8	-	-		Reserved
0xFDC	-	-		Reserved
0xFE0	PIDR0	RO	0x000000A4	Peripheral ID0 Register on page 3-17
0xFE4	PIDR1	RO	0x000000B9	Peripheral ID1 Register on page 3-17
0xFE8	PIDR2	RO	0x0000000B	Peripheral ID2 Register on page 3-18
0xFEC	PIDR3	RO	0x00000000	Peripheral ID3 Register on page 3-19
0xFF0	CIDR0	RO	0x0000000D	Component ID0 Register on page 3-19
0xFF4	CIDR1	RO	0x00000090	Component ID1 Register on page 3-20
0xFF8	CIDR2	RO	0x00000005	Component ID2 Register on page 3-21
0xFFC	CIDR3	RO	0x000000B1	Component ID3 Register on page 3-21

3.3 Granular Power Requester register descriptions

This section describes the GPR registers. [Table 3-1 on page 3-3](#) provides cross-references to individual registers.

3.3.1 Debug Power Request register

The CPWRUPREQ register characteristics are:

Purpose Controls the values of the **cpwrupreq** outputs from the GPR. Each bit in this register controls the corresponding output on the **cpwrupreq** port. GPR contains hardware logic to ensure that the 4-phase handshake is not violated on the CPWRUP interfaces.

When GPR asserts a powerup request that is not acknowledged, that is, **cpwrupreq[n] = 1** and **cpwrupack[n] = 0**, writing a 0 to the CPWRUPREQ register bit[n] does not affect the **cpwrupreq[n]** output.

Similarly, when GPR sends a powerdown request that is not acknowledged, that is, **cpwrupreq[n]** is 0 and **cpwrupack[n] = 1**, writing a 1 to the CPWRUPREQ register bit[n] does not affect the **cpwrupreq[n]** output.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.
The number of fields implemented in this register depends on the configuration of the component.

Attributes See the register summary in [Table 3-1 on page 3-3](#).

There is a one to one mapping between the register locations and the CPWRUPREQ bits.

[Table 3-2](#) shows the bit assignments.

Table 3-2 CPWRUPREQ register bit assignments

Bits	Name	Function
[31]	CPWRUPREQBit31	Bit[31] of the cpwrupreq output port. 0 Drive 0 on cpwrupreq[31] output port. 1 Drive 1 on cpwrupreq[31] output port.
[30]	CPWRUPREQBit30	Bit[30] of the cpwrupreq output port: 0 Drive 0 on cpwrupreq[30] output port. 1 Drive 1 on cpwrupreq[30] output port.
[29]	CPWRUPREQBit29	Bit[29] of the cpwrupreq output port: 0 Drive 0 on cpwrupreq[29] output port. 1 Drive 1 on cpwrupreq[29] output port.
[28]	CPWRUPREQBit28	Bit[28] of the cpwrupreq output port: 0 Drive 0 on cpwrupreq[28] output port. 1 Drive 1 on cpwrupreq[28] output port.
[27]	CPWRUPREQBit27	Bit[27] of the cpwrupreq output port: 0 Drive 0 on cpwrupreq[27] output port. 1 Drive 1 on cpwrupreq[27] output port.

Table 3-2 CPWRUPREQ register bit assignments (continued)

Bits	Name	Function
[26]	CPWRUPREQBit26	Bit[26] of the cpwrupreq output port: 0 Drive 0 on cpwrupreq [26] output port. 1 Drive 1 on cpwrupreq [26] output port.
[25]	CPWRUPREQBit25	Bit[25] of the cpwrupreq output port: 0 Drive 0 on cpwrupreq [25] output port. 1 Drive 1 on cpwrupreq [25] output port.
[24]	CPWRUPREQBit24	Bit[24] of the cpwrupreq output port: 0 Drive 0 on cpwrupreq [24] output port. 1 Drive 1 on cpwrupreq [24] output port.
[23]	CPWRUPREQBit23	Bit[23] of the cpwrupreq output port: 0 Drive 0 on cpwrupreq [23] output port. 1 Drive 1 on cpwrupreq [23] output port.
[22]	CPWRUPREQBit22	Bit[22] of the cpwrupreq output port: 0 Drive 0 on cpwrupreq [22] output port. 1 Drive 1 on cpwrupreq [22] output port.
[21]	CPWRUPREQBit21	Bit[21] of the cpwrupreq output port: 0 Drive 0 on cpwrupreq [21] output port. 1 Drive 1 on cpwrupreq [21] output port.
[20]	CPWRUPREQBit20	Bit[20] of the cpwrupreq output port: 0 Drive 0 on cpwrupreq [20] output port. 1 Drive 1 on cpwrupreq [20] output port.
[19]	CPWRUPREQBit19	Bit[19] of the cpwrupreq output port: 0 Drive 0 on cpwrupreq [19] output port. 1 Drive 1 on cpwrupreq [19] output port.
[18]	CPWRUPREQBit18	Bit[18] of the cpwrupreq output port: 0 Drive 0 on cpwrupreq [18] output port. 1 Drive 1 on cpwrupreq [18] output port.
[17]	CPWRUPREQBit17	Bit[17] of the cpwrupreq output port: 0 Drive 0 on cpwrupreq [17] output port. 1 Drive 1 on cpwrupreq [17] output port.
[16]	CPWRUPREQBit16	Bit[16] of the cpwrupreq output port: 0 Drive 0 on cpwrupreq [16] output port. 1 Drive 1 on cpwrupreq [16] output port.
[15]	CPWRUPREQBit15	Bit[15] of the cpwrupreq output port: 0 Drive 0 on cpwrupreq [15] output port. 1 Drive 1 on cpwrupreq [15] output port.
[14]	CPWRUPREQBit14	Bit[14] of the cpwrupreq output port: 0 Drive 0 on cpwrupreq [14] output port. 1 Drive 1 on cpwrupreq [14] output port.

Table 3-2 CPWRUPREQ register bit assignments (continued)

Bits	Name	Function
[13]	CPWRUPREQBit13	Bit[13] of the cpwrupreq output port:
		0 Drive 0 on cpwrupreq[13] output port.
		1 Drive 1 on cpwrupreq[13] output port.
[12]	CPWRUPREQBit12	Bit[12] of the cpwrupreq output port:
		0 Drive 0 on cpwrupreq[12] output port.
		1 Drive 1 on cpwrupreq[12] output port.
[11]	CPWRUPREQBit11	Bit[11] of the cpwrupreq output port:
		0 Drive 0 on cpwrupreq[11] output port.
		1 Drive 1 on cpwrupreq[11] output port.
[10]	CPWRUPREQBit10	Bit[10] of the cpwrupreq output port:
		0 Drive 0 on cpwrupreq[10] output port.
		1 Drive 1 on cpwrupreq[10] output port.
[9]	CPWRUPREQBit9	Bit[9] of the cpwrupreq output port:
		0 Drive 0 on cpwrupreq[9] output port.
		1 Drive 1 on cpwrupreq[9] output port.
[8]	CPWRUPREQBit8	Bit[8] of the cpwrupreq output port:
		0 Drive 0 on cpwrupreq[8] output port.
		1 Drive 1 on cpwrupreq[8] output port.
[7]	CPWRUPREQBit7	Bit[7] of the cpwrupreq output port:
		0 Drive 0 on cpwrupreq[7] output port.
		1 Drive 1 on cpwrupreq[7] output port.
[6]	CPWRUPREQBit6	Bit[6] of the cpwrupreq output port:
		0 Drive 0 on cpwrupreq[6] output port.
		1 Drive 1 on cpwrupreq[6] output port.
[5]	CPWRUPREQBit5	Bit[5] of the cpwrupreq output port:
		0 Drive 0 on cpwrupreq[5] output port.
		1 Drive 1 on cpwrupreq[5] output port.
[4]	CPWRUPREQBit4	Bit[4] of the cpwrupreq output port:
		0 Drive 0 on cpwrupreq[4] output port.
		1 Drive 1 on cpwrupreq[4] output port.
[3]	CPWRUPREQBit3	Bit[3] of the cpwrupreq output port:
		0 Drive 0 on cpwrupreq[3] output port.
		1 Drive 1 on cpwrupreq[3] output port.

Table 3-2 CPWRUPREQ register bit assignments (continued)

Bits	Name	Function
[2]	CPWRUPREQBit2	Bit[2] of the cpwrupreq output port:
		0 Drive 0 on cpwrupreq[2] output port.
		1 Drive 1 on cpwrupreq[2] output port.
[1]	CPWRUPREQBit1	Bit[1] of the cpwrupreq output port:
		0 Drive 0 on cpwrupreq[1] output port.
		1 Drive 1 on cpwrupreq[1] output port.
[0]	CPWRUPREQBit0	Bit[0] of the cpwrupreq output port:
		0 Drive 0 on cpwrupreq[0] output port.
		1 Drive 1 on cpwrupreq[0] output port.

3.3.2 Debug Power Acknowledge register

The CPWRUPACK register characteristics are:

Purpose	Returns the value of the cpwrupack input port. Each bit in this register reflects the status of a powerup request.
Usage constraints	There are no usage constraints.
Configurations	This register is available in all configurations. The number of fields implemented in this register depends on the configuration of the component.
Attributes	See the register summary in Table 3-1 on page 3-3 .

There is a one to one mapping between the register locations and the CPWRUPACK bits.

[Table 3-3](#) shows the bit assignments.

Table 3-3 CPWRUPACK register bit assignments

Bits	Name	Function
[31]	CPWRUPACKBit31	Bit[31] of the cpwrupack input port:
		0 cpwrupack[31] input port is LOW.
		1 cpwrupack[31] input port is HIGH.
[30]	CPWRUPACKBit30	Bit[30] of the cpwrupack input port:
		0 cpwrupack[30] input port is LOW.
		1 cpwrupack[30] input port is HIGH.
[29]	CPWRUPACKBit29	Bit[29] of the cpwrupack input port:
		0 cpwrupack[29] input port is LOW.
		1 cpwrupack[29] input port is HIGH.
[28]	CPWRUPACKBit28	Bit[28] of the cpwrupack input port:
		0 cpwrupack[28] input port is LOW.
		1 cpwrupack[28] input port is HIGH.
[27]	CPWRUPACKBit27	Bit[27] of the cpwrupack input port:
		0 cpwrupack[27] input port is LOW.
		1 cpwrupack[27] input port is HIGH.

Table 3-3 CPWRUPACK register bit assignments (continued)

Bits	Name	Function
[26]	CPWRUPACKBit26	Bit[26] of the cpwrupack input port: 0 cpwrupack[26] input port is LOW. 1 cpwrupack[26] input port is HIGH.
[25]	CPWRUPACKBit25	Bit[25] of the cpwrupack input port: 0 cpwrupack[25] input port is LOW. 1 cpwrupack[25] input port is HIGH.
[24]	CPWRUPACKBit24	Bit[24] of the cpwrupack input port: 0 cpwrupack[24] input port is LOW. 1 cpwrupack[24] input port is HIGH.
[23]	CPWRUPACKBit23	Bit[23] of the cpwrupack input port: 0 cpwrupack[23] input port is LOW. 1 cpwrupack[23] input port is HIGH.
[22]	CPWRUPACKBit22	Bit[22] of the cpwrupack input port: 0 cpwrupack[22] input port is LOW. 1 cpwrupack[22] input port is HIGH.
[21]	CPWRUPACKBit21	Bit[21] of the cpwrupack input port: 0 cpwrupack[21] input port is LOW. 1 cpwrupack[21] input port is HIGH.
[20]	CPWRUPACKBit20	Bit[20] of the cpwrupack input port: 0 cpwrupack[20] input port is LOW. 1 cpwrupack[20] input port is HIGH.
[19]	CPWRUPACKBit19	Bit[19] of the cpwrupack input port: 0 cpwrupack[19] input port is LOW. 1 cpwrupack[19] input port is HIGH.
[18]	CPWRUPACKBit18	Bit[18] of the cpwrupack input port: 0 cpwrupack[18] input port is LOW. 1 cpwrupack[18] input port is HIGH.
[17]	CPWRUPACKBit17	Bit[17] of the cpwrupack input port: 0 cpwrupack[17] input port is LOW. 1 cpwrupack[17] input port is HIGH.
[16]	CPWRUPACKBit16	Bit[16] of the cpwrupack input port: 0 cpwrupack[16] input port is LOW. 1 cpwrupack[16] input port is HIGH.
[15]	CPWRUPACKBit15	Bit[15] of the cpwrupack input port: 0 cpwrupack[15] input port is LOW. 1 cpwrupack[15] input port is HIGH.
[14]	CPWRUPACKBit14	Bit[14] of the cpwrupack input port: 0 cpwrupack[14] input port is LOW. 1 cpwrupack[14] input port is HIGH.

Table 3-3 CPWRUPACK register bit assignments (continued)

Bits	Name	Function
[13]	CPWRUPACKBit13	Bit[13] of the cpwrupack input port: 0 cpwrupack[13] input port is LOW. 1 cpwrupack[13] input port is HIGH.
[12]	CPWRUPACKBit12	Bit[12] of the cpwrupack input port: 0 cpwrupack[12] input port is LOW. 1 cpwrupack[12] input port is HIGH.
[11]	CPWRUPACKBit11	Bit[11] of the cpwrupack input port: 0 cpwrupack[11] input port is LOW. 1 cpwrupack[11] input port is HIGH.
[10]	CPWRUPACKBit10	Bit[10] of the cpwrupack input port: 0 cpwrupack[10] input port is LOW. 1 cpwrupack[10] input port is HIGH.
[9]	CPWRUPACKBit9	Bit[9] of the cpwrupack input port: 0 cpwrupack[9] input port is LOW. 1 cpwrupack[9] input port is HIGH.
[8]	CPWRUPACKBit8	Bit[8] of the cpwrupack input port: 0 cpwrupack[8] input port is LOW. 1 cpwrupack[8] input port is HIGH.
[7]	CPWRUPACKBit7	Bit[7] of the cpwrupack input port: 0 cpwrupack[7] input port is LOW. 1 cpwrupack[7] input port is HIGH.
[6]	CPWRUPACKBit6	Bit[6] of the cpwrupack input port: 0 cpwrupack[6] input port is LOW. 1 cpwrupack[6] input port is HIGH.
[5]	CPWRUPACKBit5	Bit[5] of the cpwrupack input port: 0 cpwrupack[5] input port is LOW. 1 cpwrupack[5] input port is HIGH.
[4]	CPWRUPACKBit4	Bit[4] of the cpwrupack input port: 0 cpwrupack[4] input port is LOW. 1 cpwrupack[4] input port is HIGH.
[3]	CPWRUPACKBit3	Bit[3] of the cpwrupack input port: 0 cpwrupack[3] input port is LOW. 1 cpwrupack[3] input port is HIGH.

Table 3-3 CPWRUPACK register bit assignments (continued)

Bits	Name	Function
[2]	CPWRUPACKBit2	Bit[2] of the cpwrupack input port: 0 cpwrupack[2] input port is LOW. 1 cpwrupack[2] input port is HIGH.
[1]	CPWRUPACKBit1	Bit[1] of the cpwrupack input port 0 cpwrupack[1] input port is LOW. 1 cpwrupack[1] input port is HIGH.
[0]	CPWRUPACKBit0	Bit[0] of the cpwrupack input port: 0 cpwrupack[0] input port is LOW. 1 cpwrupack[0] input port is HIGH.

3.3.3 Integration Mode Control register

The ITCTRL register characteristics are:

Purpose Enables topology detection. See the *ARM® CoreSight™ Architecture Specification*.

Note


This register reads as 0 because the GPR has no integration functionality.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-1 on page 3-3](#).

[Figure 3-1](#) shows the bit assignments.


Figure 3-1 ITCTRL register bit assignments

[Table 3-4](#) shows the bit assignments.

Table 3-4 ITCTRL register bit assignments

Bits	Name	Function
[31:1]	Reserved	-
[0]	IME	Integration Mode Enable. 0 Disable integration mode. 1 Enable integration mode.

Table 3-6 shows the bit assignments.

Table 3-6 CLAIMCLR register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	CLR	On reads, for each bit: 0 Claim tag bit is not set. 1 Claim tag bit is set. On writes, for each bit: 0 Has no effect. 1 Clears the relevant bit of the claim tag.

3.3.6 Lock Access Register

The LAR characteristics are:

Purpose Controls write access from self-hosted, on-chip accesses. The LAR does not affect the accesses using the external debugger interface.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-1 on page 3-3](#).

[Figure 3-4](#) shows the bit assignments.




Figure 3-4 LAR bit assignments

Table 3-7 shows the bit assignments.

Table 3-7 LAR bit assignments

Bits	Name	Function
[31:0]	KEY	Software lock key value. 0xC5ACCE55 Clear the software lock. All other write values set the software lock.

3.3.7 Lock Status Register

The LSR characteristics are:

Purpose Indicates the status of the lock control mechanism. This lock prevents accidental writes. When locked, write accesses are denied for all registers except for the LAR. The lock registers do not affect accesses from the external debug interface. This register reads as 0 when accessed from the external debug interface.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-1 on page 3-3](#).

[Figure 3-5](#) shows the bit assignments.




Figure 3-5 LSR bit assignments

[Table 3-8](#) shows the bit assignments.

Table 3-8 LSR bit assignments

Bits	Name	Function
[31:3]	Reserved	-
[2]	nTT	Register size indicator. Always 0. Indicates that the LAR is implemented as 32-bit.
[1]	SLK	Software Lock Status. Returns the present lock status of the device, from the current interface. 0 Indicates that write operations are permitted from this interface. 1 Indicates that write operations are not permitted from this interface. Read operations are permitted.
[0]	SLI	Software Lock Implemented. Indicates that a lock control mechanism is present from this interface. 0 Indicates that a lock control mechanism is not present from this interface. Write operations to the LAR are ignored. 1 Indicates that a lock control mechanism is present from this interface.

3.3.8 Authentication Status register

The AUTHSTATUS register characteristics are:

Purpose Reports the required security level and present status.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-1 on page 3-3](#).

[Figure 3-6 on page 3-14](#) shows the bit assignments.




Figure 3-6 AUTHSTATUS register bit assignments

Table 3-9 shows the bit assignments.

Table 3-9 AUTHSTATUS register bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:6]	SNID	Indicates the security level for Secure non-invasive debug: 0b00 Functionality is not implemented or is controlled elsewhere.
[5:4]	SID	Indicates the security level for Secure invasive debug: 0b00 Functionality is not implemented or is controlled elsewhere.
[3:2]	NSNID	Indicates the security level for Non-secure non-invasive debug: 0b00 Functionality is not implemented or is controlled elsewhere.
[1:0]	NSID	Indicates the security level for Non-secure invasive debug: 0b00 Functionality is not implemented or is controlled elsewhere.

3.3.9 Device Architecture register

The DEVARCH register characteristics are:

- Purpose** Returns the device architecture identifier value.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-1 on page 3-3](#).

Figure 3-7 shows the bit assignments.




Figure 3-7 DEVARCH register bit assignments

Table 3-10 shows the bit assignments.

Table 3-10 DEVARCH register bit assignments

Bits	Name	Description
[31:21]	ARCHITECT	Indicates the component architect: 0x23B ARM.
[20]	PRESENT	Indicates whether the DEVARCH register is present: 0x1 Present.
[19:16]	REVISION	Indicates the architecture revision: 0x1 Revision 0.
[15:0]	ARCHID	Indicates the component: 0x0A34 CoreSight GPR.

3.3.10 Device Configuration register

The DEVID register characteristics are:

Purpose Indicates the capabilities of the component.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-1 on page 3-3](#).

Figure 3-8 shows the bit assignments.




Figure 3-8 DEVID register bit assignments

Table 3-11 shows the bit assignments.

Table 3-11 DEVID register bit assignments

Bits	Name	Function
[31:6]	Reserved	-
[5:0]	CPWRUPM_COUNT	This value is the number of CPWRUP master interfaces on the cxgpr component. Permitted range is 0x1-0x20.

3.3.11 Device Type Identifier register

The DEVTYPE register characteristics are:

Purpose Provides a debugger with information about the component when the Part Number field is not recognized. The debugger can then report this information.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-1 on page 3-3](#).

[Figure 3-9](#) shows the bit assignments.




Figure 3-9 DEVTYPE register bit assignments

[Table 3-12](#) shows the bit assignments.

Table 3-12 DEVTYPE register bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	SUB	Sub-classification of the type of the debug component as specified in the <i>ARM® CoreSight™ Architecture Specification</i> within the major classification as specified in the MAJOR field. 0b0011 Indicates that this component controls powering up and powering down the components in a CoreSight SoC-400 system.
[3:0]	MAJOR	Major classification of the type of the debug component as specified in the <i>ARM® CoreSight™ Architecture Specification</i> for this debug and trace component. 0b0100 Indicates that this component allows a debugger to control other components in a CoreSight SoC-400 system.

3.3.12 Peripheral ID4 Register

The PIDR4 characteristics are:

Purpose Part of the set of peripheral identification registers. Contains part of the designer identity and the memory size.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-1 on page 3-3](#).

[Figure 3-10](#) shows the bit assignments.




Figure 3-10 PIDR4 bit assignments

Table 3-13 shows the bit assignments.

Table 3-13 PIDR4 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	SIZE	Always 0b0000. Indicates that the device only occupies 4KB of memory.
[3:0]	DES_2	Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the designer of the component. 0b0100 JEDEC continuation code.

3.3.13 Peripheral ID0 Register

The PIDR0 characteristics are:

Purpose	Part of the set of peripheral identification registers. Contains part of the designer-specific part number.
----------------	---

Usage constraints There are no usage constraints.

Configurations	This register is available in all configurations.
-----------------------	---

Attributes See the register summary in [Table 3-1 on page 3-3](#).

Figure 3-11 shows the bit assignments.




Figure 3-11 PIDR0 bit assignments

Table 3-14 shows the bit assignments.

Table 3-14 PIDR0 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PART_0	<p>Bits[7:0] of the 12-bit part number of the component. The designer of the component assigns this part number.</p> <p>0xA4 Indicates bits[7:0] of the part number of the component.</p>

3.3.14 Peripheral ID1 Register

The PIDR1 characteristics are:

Purpose	Part of the set of peripheral identification registers. Contains part of the designer-specific part number and part of the designer identity.
----------------	---

Usage constraints There are no usage constraints.

Configurations	This register is available in all configurations.
-----------------------	---

Attributes See the register summary in [Table 3-1 on page 3-3](#).

Figure 3-12 shows the bit assignments.




Figure 3-12 PIDR1 bit assignments

Table 3-15 shows the bit assignments.

Table 3-15 PIDR1 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	DES_0	Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the designer of the component. 0b1011 ARM. Bits[3:0] of the JEDEC JEP106 Identity Code.
[3:0]	PART_1	Bits[11:8] of the 12-bit part number of the component. The designer of the component assigns this part number. 0b1001 Indicates bits[11:8] of the part number of the component.

3.3.15 Peripheral ID2 Register

The PIDR2 characteristics are:

Purpose	Part of the set of peripheral identification registers. Contains part of the designer identity and the product revision.
Usage constraints	There are no usage constraints.
Configurations	This register is available in all configurations.
Attributes	See the register summary in Table 3-1 on page 3-3 .

Figure 3-13 shows the bit assignments.




Figure 3-13 PIDR2 bit assignments

Table 3-16 shows the bit assignments.

Table 3-16 PIDR2 bit assignments

Bits	Name	Function
[31:8]	Reserved	-

Figure 3-15 shows the bit assignments.




Figure 3-15 CIDR0 bit assignments

Table 3-18 shows the bit assignments.

Table 3-18 CIDR0 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PRMBL_0	Preamble[0]. Contains bits[7:0] of the component identification code. 0x0D Bits[7:0] of the identification code.

3.3.18 Component ID1 Register

The CIDR1 characteristics are:

- Purpose** A component identification register that indicates the presence of identification registers. It also indicates the component class.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-1 on page 3-3](#).

Figure 3-16 shows the bit assignments.




Figure 3-16 CIDR1 bit assignments

Table 3-19 shows the bit assignments.

Table 3-19 CIDR1 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	CLASS	Class of the component. Indicates, for example, whether the component is a ROM table or a generic CoreSight SoC-400 component. Contains bits[15:12] of the component identification code. 0b1001 Indicates that the component is a CoreSight component.
[3:0]	PRMBL_1	Preamble[1]. Contains bits[11:8] of the component identification code. 0b0000 Bits[11:8] of the identification code.

3.3.19 Component ID2 Register

The CIDR2 characteristics are:

- Purpose** A component identification register that indicates the presence of identification.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-1 on page 3-3](#).

[Figure 3-17](#) shows the bit assignments.



Figure 3-17 CIDR2 bit assignments

[Table 3-20](#) shows the bit assignments.

Table 3-20 CIDR2 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PRMBL_2	Preamble[2]. Contains bits[23:16] of the component identification code. 0x05 Bits[23:16] of the identification code.

3.3.20 Component ID3 Register

The CIDR3 characteristics are:

- Purpose** A component identification register that indicates the presence of identification registers.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-1 on page 3-3](#).

[Figure 3-18](#) shows the bit assignments.




Figure 3-18 CIDR3 bit assignments

Table 3-21 shows the bit assignments.

Table 3-21 CIDR3 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PRMBL_3	Preamble[3]. Contains bits[31:24] of the component identification code. 0xB1 Bits[31:24] of the identification code.

3.4 APB interconnect register summary

Table 3-22 shows the APB interconnect registers in offset order from the base memory address.

Table 3-22 APB interconnect register summary

Offset	Name	Type	Reset	Description
0x000-0x0FC	ROM_ENTRY_ <i>n</i> ^a	RO	⌊ ^b	ROM Table Entry on page 3-24
0xFD0	PIDR4	RO	UNKNOWN ^c	Peripheral ID4 Register on page 3-25
0xFD4	-	-	-	Reserved
0xFD8	-	-	-	Reserved
0xFDC	-	-	-	Reserved
0xFE0	PIDR0	RO	⌊ ^d	Peripheral ID0 Register on page 3-25
0xFE4	PIDR1	RO	UNKNOWN ^e	Peripheral ID1 Register on page 3-26
0xFE8	PIDR2	RO	UNKNOWN ^f	Peripheral ID2 Register on page 3-27
0xFEC	PIDR3	RO	0x00000000	Peripheral ID3 Register on page 3-28
0xFF0	CIDR0	RO	0x0000000D	Component ID0 Register on page 3-28
0xFF4	CIDR1	RO	0x00000010	Component ID1 Register on page 3-29
0xFF8	CIDR2	RO	0x00000005	Component ID2 Register on page 3-29
0xFFC	CIDR3	RO	0x000000B1	Component ID3 Register on page 3-30

a. Where *n* is 0-63.

b. The reset value depends on the value of the MASTER_INTF*n*_BASE_ADDR parameter, where *n* is 0-63. See [Additional reading on page x](#)

c. See [Table 3-24 on page 3-25](#) for information on the reset value and its dependencies.

d. The reset value depends on the system configuration, and identifies this as either a generic ROM table or a top-level ROM table.

e. See [Table 3-26 on page 3-27](#) for information on the reset value and its dependencies.

f. See [Table 3-27 on page 3-27](#) for information on the reset value and its dependencies.

3.5 APB interconnect register descriptions

This section describes the APB interconnect registers. [Table 3-22 on page 3-23](#) provides cross-references to individual registers.

3.5.1 ROM Table Entry

The ROM_ENTRY_ *n* register characteristics are:

Purpose Returns the value of ROM_ENTRY_ *n*, where *n* is 0-63.

Usage constraints There are no usage constraints.

Configurations The content of this register is determined by the configuration parameters when the rtl is generated..

Attributes See the register summary in [Table 3-22 on page 3-23](#).

[Figure 3-19](#) shows the bit assignments.




Figure 3-19 ROM_ENTRY_ *n* register bit assignments

[Table 3-23](#) shows the bit assignments.

Table 3-23 ROM_ENTRY_ *n* register bit assignments

Bits	Name	Function
[31:12]	BASE_ADDR	Base address for master interface 0. Bit[31] is always 0.
[11:9]	Reserved	-
[8:4]	POWER_DOMAIN_ID	Indicates the power domain ID of the component. This field is only valid when bit[2] is 0b1. Otherwise this field is 0b1. Up to 32 power domains are supported using the values 0x00-0x1F.
[3]	Reserved	-

3.5.2 Peripheral ID4 Register

Figure 3-20 shows the bit assignments.



Table 3-24 shows the bit assignments.

Table 3-24 PIDR4 bit assignments

3.5.3 Peripheral ID0 Register

Usage constraints There are no usage constraints.

Figure 3-21 shows the bit assignments.




Figure 3-21 PIDR0 bit assignments

Table 3-25 PIDR0 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PART_0	Bits[7:0] of the 12-bit part number of the component. The designer of the component assigns this part number. Either targetid[23:16] from the DAP or a sub-system identifier.

3.5.4 Peripheral ID1 Register

Attributes See the register summary in [Table 3-22 on page 3-23](#).

Figure 3-22 shows the bit assignments.



Figure 3-22 PIDR1 bit assignments

Table 3-26 shows the bit assignments.

Table 3-26 PIDR1 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	DES_0	Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the designer of the component. Either the targetid[4:1] from the DAP or a sub-system identifier.
[3:0]	PART_1	Bits[11:8] of the 12-bit part number of the component. The designer of the component assigns this part number. Either the targetid[27:24] from the DAP or a sub-system identifier.

3.5.5 Peripheral ID2 Register

The PIDR2 characteristics are:

Purpose Part of the set of peripheral identification registers. Contains part of the designer identity and the product revision.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-22 on page 3-23](#).

Figure 3-23 shows the bit assignments.




Figure 3-23 PIDR2 bit assignments

Table 3-27 shows the bit assignments.

Table 3-27 PIDR2 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	REVISION	This reflects either the targetid[31:28] from the DAP or a sub-system identifier.
[3]	JEDEC	Always 1. Indicates that the JEDEC-assigned designer ID is used.
[2:0]	DES_1	Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the designer of the component. Either the targetid[7:5] from the DAP, or a sub-system identifier.

Table 3-29 shows the bit assignments.

Table 3-29 CIDR0 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PRMBL_0	Preamble[0]. Contains bits[7:0] of the component identification code. 0x00 Bits[7:0] of the identification code.

3.5.8 Component ID1 Register

The CIDR1 characteristics are:

- Purpose** A component identification register that indicates the presence of identification registers. This register also indicates the component class.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-22 on page 3-23](#).

Figure 3-26 shows the bit assignments.




Figure 3-26 CIDR1 bit assignments

Table 3-30 shows the bit assignments.

Table 3-30 CIDR1 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	CLASS	Class of the component, for example, whether the component is a ROM table or a generic CoreSight SoC-400 component. Contains bits[15:12] of the component identification code. 0b0001 Indicates that the component is a ROM table.
[3:0]	PRMBL_1	Preamble[1]. Contains bits[11:8] of the component identification code. 0b0000 Bits[11:8] of the identification code.

3.5.9 Component ID2 Register

The CIDR2 characteristics are:

- Purpose** A component identification register that indicates the presence of identification registers.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-22 on page 3-23](#).

Copyright © 2011-2013, 2015 ARM. All rights reserved.
Non-Confidential



Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PRMBL_3	Preamble[3]. Contains bits[31:24] of the component identification code. 0xB1 Bits[31:24] of the identification code.

3.6 ATB funnel register summary

Table 3-33 shows the ATB funnel registers in offset order from the base memory address.

Table 3-33 ATB funnel register summary

Offset	Name	Type	Reset	Description
0x000	Ctrl_Reg	RW	0x00000300	Funnel Control register on page 3-32
0x004	Priority_Ctrl_Reg	RW	0x00000000	Priority Control Register on page 3-34
0xEEC	ITATBDATA0	RW	0x00000000	Integration Test ATB Data0 register on page 3-35
0xEF0	ITATBCTR2	RW	0x00000000	Integration Test ATB Control 2 Register on page 3-38
0xEF4	ITATBCTR1	RW	0x00000000	Integration Test ATB Control 1 Register on page 3-39
0xEF8	ITATBCTR0	RW	0x00000000	Integration Test ATB Control 0 Register on page 3-40
0xF00	ITCTRL	RW	0x00000000	Integration Mode Control register on page 3-40
0xFA0	CLAIMSET	RW	0x0000000F	Claim Tag Set register on page 3-41
0xFA4	CLAIMCLR	RW	0x00000000	Claim Tag Clear register on page 3-42
0xFB0	LOCKACCESS	WO	0x00000000	Lock Access Register on page 3-42
0xFB4	LOCKSTATUS	RO	0x00000003	Lock Status Register on page 3-43
0xFB8	AUTHSTATUS	RO	0x00000000	Authentication Status register on page 3-44
0xFC8	DEVID	RO	0x00000038	Device Configuration register on page 3-45
0xFCC	DEVTYPE	RO	0x00000012	Device Type Identifier register on page 3-46
0xFD0	PIDR4	RO	0x00000004	Peripheral ID4 Register on page 3-46
0xFD4	-	-	-	Reserved
0xFD8	-	-	-	Reserved
0xFDC	-	-	-	Reserved
0xFE0	PIDR0	RO	0x00000008	Peripheral ID0 Register on page 3-47
0xFE4	PIDR1	RO	0x00000009	Peripheral ID1 Register on page 3-47
0xFE8	PIDR2	RO	0x0000002B	Peripheral ID2 Register on page 3-48
0xFEC	PIDR3	RO	0x00000000	Peripheral ID3 Register on page 3-49
0xFF0	CIDR0	RO	0x0000000D	Component ID0 Register on page 3-49
0xFF4	CIDR1	RO	0x00000090	Component ID1 Register on page 3-50
0xFF8	CIDR2	RO	0x00000005	Component ID2 Register on page 3-51
0xFFC	CIDR3	RO	0x000000B1	Component ID3 Register on page 3-51

3.7 ATB funnel register descriptions

This section describes the ATB funnel registers. [Table 3-33 on page 3-31](#) provides cross-references to individual registers.

The registers are only present when the APB programming interface is chosen.

3.7.1 Funnel Control register

The Ctrl_Reg characteristics are:

Purpose The Ctrl_Reg enables the slave ports and defines the hold time of the slave ports. Hold time refers to the number of transactions that are output on the funnel master port from the same slave when that slave port **atvalidsx** is HIGH. Hold time does not mention clock cycles in this context.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.
The number of fields implemented in this register depends on the configuration of the component.

Attributes See the register summary in [Table 3-33 on page 3-31](#).

[Figure 3-29](#) shows the bit assignments.




Figure 3-29 Ctrl_Reg bit assignments

Table 3-34 shows the bit assignments.

Table 3-34 Ctrl_Reg bit assignments

Bits	Name	Function																														
[31:12]	Reserved	-																														
[11:8]	HT	<p>Hold Time. The formatting scheme can become inefficient when fast switching occurs, and you can use this setting to minimize switching. When a source has nothing to transmit, then another source is selected irrespective of the minimum number of transactions. The ATB funnel holds for the minimum hold time and one additional transaction. The actual hold time is the register value plus 1. The maximum value that can be entered is 0b1110 and this equates to 15 transactions. 0b1111 is reserved.</p> <table><tr><td>0b0000</td><td>1 transaction hold time.</td></tr><tr><td>0b0001</td><td>2 transactions hold time.</td></tr><tr><td>0b0010</td><td>3 transactions hold time.</td></tr><tr><td>0b0011</td><td>4 transactions hold time.</td></tr><tr><td>0b0100</td><td>5 transactions hold time.</td></tr><tr><td>0b0101</td><td>6 transactions hold time.</td></tr><tr><td>0b0110</td><td>7 transactions hold time.</td></tr><tr><td>0b0111</td><td>8 transactions hold time.</td></tr><tr><td>0b1000</td><td>9 transactions hold time.</td></tr><tr><td>0b1001</td><td>10 transactions hold time.</td></tr><tr><td>0b1010</td><td>11 transactions hold time.</td></tr><tr><td>0b1011</td><td>12 transactions hold time.</td></tr><tr><td>0b1100</td><td>13 transactions hold time.</td></tr><tr><td>0b1101</td><td>14 transactions hold time.</td></tr><tr><td>0b1110</td><td>15 transactions hold time.</td></tr></table>	0b0000	1 transaction hold time.	0b0001	2 transactions hold time.	0b0010	3 transactions hold time.	0b0011	4 transactions hold time.	0b0100	5 transactions hold time.	0b0101	6 transactions hold time.	0b0110	7 transactions hold time.	0b0111	8 transactions hold time.	0b1000	9 transactions hold time.	0b1001	10 transactions hold time.	0b1010	11 transactions hold time.	0b1011	12 transactions hold time.	0b1100	13 transactions hold time.	0b1101	14 transactions hold time.	0b1110	15 transactions hold time.
0b0000	1 transaction hold time.																															
0b0001	2 transactions hold time.																															
0b0010	3 transactions hold time.																															
0b0011	4 transactions hold time.																															
0b0100	5 transactions hold time.																															
0b0101	6 transactions hold time.																															
0b0110	7 transactions hold time.																															
0b0111	8 transactions hold time.																															
0b1000	9 transactions hold time.																															
0b1001	10 transactions hold time.																															
0b1010	11 transactions hold time.																															
0b1011	12 transactions hold time.																															
0b1100	13 transactions hold time.																															
0b1101	14 transactions hold time.																															
0b1110	15 transactions hold time.																															
[7]	EnS7	<p>Enable slave port 7. The reset value is 0.</p> <table><tr><td>0</td><td>Slave port disabled. This excludes the port from the priority selection scheme.</td></tr><tr><td>1</td><td>Slave port enabled.</td></tr></table>	0	Slave port disabled. This excludes the port from the priority selection scheme.	1	Slave port enabled.																										
0	Slave port disabled. This excludes the port from the priority selection scheme.																															
1	Slave port enabled.																															
[6]	EnS6	<p>Enable slave port 6. The reset value is 0.</p> <table><tr><td>0</td><td>Slave port disabled. This excludes the port from the priority selection scheme.</td></tr><tr><td>1</td><td>Slave port enabled.</td></tr></table>	0	Slave port disabled. This excludes the port from the priority selection scheme.	1	Slave port enabled.																										
0	Slave port disabled. This excludes the port from the priority selection scheme.																															
1	Slave port enabled.																															
[5]	EnS5	<p>Enable slave port 5. The reset value is 0.</p> <table><tr><td>0</td><td>Slave port disabled. This excludes the port from the priority selection scheme.</td></tr><tr><td>1</td><td>Slave port enabled.</td></tr></table>	0	Slave port disabled. This excludes the port from the priority selection scheme.	1	Slave port enabled.																										
0	Slave port disabled. This excludes the port from the priority selection scheme.																															
1	Slave port enabled.																															
[4]	EnS4	<p>Enable slave port 4. The reset value is 0.</p> <table><tr><td>0</td><td>Slave port disabled. This excludes the port from the priority selection scheme.</td></tr><tr><td>1</td><td>Slave port enabled.</td></tr></table>	0	Slave port disabled. This excludes the port from the priority selection scheme.	1	Slave port enabled.																										
0	Slave port disabled. This excludes the port from the priority selection scheme.																															
1	Slave port enabled.																															

Table 3-34 Ctrl_Reg bit assignments (continued)

Bits	Name	Function
[3]	EnS3	<p>Enable slave port 3. The reset value is 0.</p> <p>0 Slave port disabled. This excludes the port from the priority selection scheme.</p> <p>1 Slave port enabled.</p>
[2]	EnS2	<p>Enable slave port 2. The reset value is 0.</p> <p>0 Slave port disabled. This excludes the port from the priority selection scheme.</p> <p>1 Slave port enabled.</p>
[1]	EnS1	<p>Enable slave port 1. The reset value is 0.</p> <p>0 Slave port disabled. This excludes the port from the priority selection scheme.</p> <p>1 Slave port enabled.</p>
[0]	EnS0	<p>Enable slave port 0. The reset value is 0.</p> <p>0 Slave port disabled. This excludes the port from the priority selection scheme.</p> <p>1 Slave port enabled.</p>

3.7.2 Priority Control Register

The Priority_Ctrl_Reg characteristics are:

Purpose	<p>The Priority_Ctrl_Reg defines the order in which inputs are selected. Each 3-bit field is a priority for each particular slave interface. For example:</p> <p>Location 0 Has the priority value for the first slave port.</p> <p>Location 1 Has the priority value for the second slave port.</p> <p>Location 2 Has the priority value for the third slave port.</p> <p>...</p> <p>...</p> <p>Location 7 Has the priority value for the eighth slave port.</p> <p>The values represent the priority value for each port number. If you want to give the highest priority to a particular slave port, program the corresponding port with the lowest value. Typically, this is likely to be a port that has more important data or that has a small FIFO and is therefore likely to overflow. If you want to give lowest priority to a particular slave port, program the corresponding slave port with the highest value. The arbitration logic selects the slave with the lowest port number when the same priority value is entered for multiple slaves.</p>
Usage constraints	<p>Priority values must not be changed while the corresponding slave port is enabled. Before changing the priority level for one or more slave ports, disable those slave ports using the Funnel Control Register.</p>
Configurations	<p>This register is available in all configurations.</p>

The number of fields implemented in this register depends on the configuration of the component.

Attributes See the register summary in [Table 3-33 on page 3-31](#).

[Figure 3-30](#) shows the bit assignments.




Figure 3-30 Priority_Ctrl_Reg bit assignments

[Table 3-35](#) shows the bit assignments.

Table 3-35 Priority_Ctrl_Reg bit assignments

Bits	Name	Function
[31:24]	Reserved	-
[23:21]	PriPort7	Priority value of the eighth slave port.
[20:18]	PriPort6	Priority value of the seventh slave port.
[17:15]	PriPort5	Priority value of the sixth slave port.
[14:12]	PriPort4	Priority value of the fifth slave port.
[11:9]	PriPort3	Priority value of the fourth slave port.
[8:6]	PriPort2	Priority value of the third slave port.
[5:3]	PriPort1	Priority value of the second slave port.
[2:0]	PriPort0	Priority value of the first slave port.

3.7.3 Integration Test ATB Data0 register

The ITATBDATA0 register characteristics are:

- Purpose** Performs different functions depending on whether the access is a read or a write:
- A read returns the data from **atdatas_n**, where *n* is the index of the slave port that is enabled. For information about ports that are enabled, see [Funnel Control register on page 3-32](#). The read data is only valid when **atvalids_n** is HIGH.
 - A write outputs data to the byte boundaries of **atdatam**.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.

Attributes See the register summary in [Table 3-33 on page 3-31](#).

[Figure 3-31](#) shows the bit assignments.




Figure 3-31 ITATBDATA0 register bit assignments

[Table 3-36](#) shows the bit assignments.

Table 3-36 ITATBDATA0 register bit assignments

Bits	Name	Function
[31:17]	Reserved	-
[16]	ATDATA127	A read access returns the value of atdatas<x>[127] of the enabled port. A write access writes to atdatam[127] of the enabled port. 0 atdata[127] of the enabled port is LOW. 1 atdata[127] of the enabled port is HIGH.
[15]	ATDATA119	A read access returns the value of atdatas<x>[119] of the enabled port. A write access writes to atdatam[119] of the enabled port. 0 atdata[119] of the enabled port is LOW. 1 atdata[119] of the enabled port is HIGH.
[14]	ATDATA111	A read access returns the value of atdatas<x>[111] of the enabled port. A write access writes to atdatam[111] of the enabled port. 0 atdata[111] of the enabled port is LOW. 1 atdata[111] of the enabled port is HIGH.
[13]	ATDATA103	A read access returns the value of atdatas<x>[103] of the enabled port. A write access writes to atdatam[103] of the enabled port. 0 atdata[103] of the enabled port is LOW. 1 atdata[103] of the enabled port is HIGH.

Table 3-36 ITATBDATA0 register bit assignments (continued)

Bits	Name	Function
[12]	ATDATA95	<p>A read access returns the value of atdatas<x>[95] of the enabled port. A write access writes to atdatam[95] of the enabled port.</p> <p>0 atdata[95] of the enabled port is LOW.</p> <p>1 atdata[95] of the enabled port is HIGH.</p>
[11]	ATDATA87	<p>A read access returns the value of atdatas<x>[87] of the enabled port. A write access writes to atdatam[87] of the enabled port.</p> <p>0 atdata[87] of the enabled port is LOW.</p> <p>1 atdata[87] of the enabled port is HIGH.</p>
[10]	ATDATA79	<p>A read access returns the value of atdatas<x>[79] of the enabled port. A write access writes to atdatam[79] of the enabled port.</p> <p>0 atdata[79] of the enabled port is LOW.</p> <p>1 atdata[79] of the enabled port is HIGH.</p>
[9]	ATDATA71	<p>A read access returns the value of atdatas<x>[71] of the enabled port. A write access writes to atdatam[71] of the enabled port.</p> <p>0 atdata[71] of the enabled port is LOW.</p> <p>1 atdata[71] of the enabled port is HIGH.</p>
[8]	ATDATA63	<p>A read access returns the value of atdatas<x>[63] of the enabled port. A write access writes to atdatam[63] of the enabled port.</p> <p>0 atdata[63] of the enabled port is LOW.</p> <p>1 atdata[63] of the enabled port is HIGH.</p>
[7]	ATDATA55	<p>A read access returns the value of atdatas<x>[55] of the enabled port. A write access writes to atdatam[55] of the enabled port.</p> <p>0 atdata[55] of the enabled port is LOW.</p> <p>1 atdata[55] of the enabled port is HIGH.</p>
[6]	ATDATA47	<p>A read access returns the value of atdatas<x>[47] of the enabled port. A write access writes to atdatam[47] of the enabled port.</p> <p>0 atdata[47] of the enabled port is LOW.</p> <p>1 atdata[47] of the enabled port is HIGH.</p>
[5]	ATDATA39	<p>A read access returns the value of atdatas<x>[39] of the enabled port. A write access writes to atdatam[39] of the enabled port.</p> <p>0 atdata[39] of the enabled port is LOW.</p> <p>1 atdata[39] of the enabled port is HIGH.</p>
[4]	ATDATA31	<p>A read access returns the value of atdatas<x>[31] of the enabled port. A write access writes to atdatam[31] of the enabled port.</p> <p>0 atdata[31] of the enabled port is LOW.</p> <p>1 atdata[31] of the enabled port is HIGH.</p>
[3]	ATDATA23	<p>A read access returns the value of atdatas<x>[23] of the enabled port. A write access writes to atdatam[23] of the enabled port.</p> <p>0 atdata[23] of the enabled port is LOW.</p> <p>1 atdata[23] of the enabled port is HIGH.</p>

Table 3-36 ITATBDATA0 register bit assignments (continued)

Bits	Name	Function
[2]	ATDATA15	<p>A read access returns the value of atdatas<x>[15] of the enabled port. A write access writes to atdatam[15] of the enabled port.</p> <p>0 atdata[15] of the enabled port is LOW.</p> <p>1 atdata[15] of the enabled port is HIGH.</p>
[1]	ATDATA7	<p>A read access returns the value of atdatas<x>[7] of the enabled port. A write access writes to atdatam[7] of the enabled port.</p> <p>0 atdata[7] of the enabled port is LOW.</p> <p>1 atdata[7] of the enabled port is HIGH.</p>
[0]	ATDATA0	<p>A read access returns the value of atdatas<x>[0] of the enabled port. A write access writes to atdatam[0] of the enabled port.</p> <p>0 atdata[0] of the enabled port is LOW.</p> <p>1 atdata[0] of the enabled port is HIGH.</p>

3.7.4 Integration Test ATB Control 2 Register

The ITATBCTR2 characteristics are:

- Purpose** Performs different functions depending on whether the access is a read or a write:
- A read returns the data from **atreadym** and **afvalidm**.
 - A write outputs data on **atreadys_n** and **afvalids_n**, where the value of the Ctrl_Reg at 0x000 defines *n*.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-33 on page 3-31](#).

[Figure 3-32](#) shows the bit assignments.




Figure 3-32 ITATBCTR2 bit assignments

Table 3-37 shows the bit assignments.

Table 3-37 ITATBCTR2 bit assignments

Bits	Name	Function
[31:2]	Reserved	-
[1]	AFVALID	A read access returns the value of afvalidm . A write access outputs the data to afvalidsn , where the value of the Ctrl_Reg at 0x000 defines n. 0 Pin is at logic 0. 1 Pin is at logic 1.
[0]	ATREADY	A read access returns the value of atreadym . A write access outputs the data to atreadysn , where the value of the Ctrl_Reg at 0x000 defines n. 0 Pin is at logic 0. 1 Pin is at logic 1.

3.7.5 Integration Test ATB Control 1 Register

The ITATBCTR1 characteristics are:

Purpose	Performs different functions depending on whether the access is a read or a write: <ul style="list-style-type: none"> A read returns the value of the atidsn signals, where the value of the Control Register at 0x000 defines <i>n</i>. A write operation in the register outputs the value written in the register to atidm. The read data is only valid when atvalidsn is HIGH.
Usage constraints	There are no usage constraints.
Configurations	This register is available in all configurations.
Attributes	See the register summary in Table 3-33 on page 3-31.

Figure 3-33 shows the bit assignments.




Figure 3-33 ITATBCTR1 bit assignments

Table 3-38 shows the bit assignments.

Table 3-38 ITATBCTR1 bit assignments

Bits	Name	Function
[31:7]	Reserved	-
[6:0]	ATID	A read returns the value of the atidsn signals, where the value of the Control Register at 0x000 defines <i>n</i> . A write outputs the value to the atidm port.

3.7.6 Integration Test ATB Control 0 Register

The ITATBCTR0 characteristics are:

Purpose	<p>Performs different functions depending on whether the access is a read or a write:</p> <ul style="list-style-type: none"> A read returns the value of the atvalidsn, atbytessn, and afreadysn signals, where the value of the Control Register at 0x000 defines <i>n</i>. A write sets the value of the atvalidm, atbytesm, and afreadym signals.
Usage constraints	There are no usage constraints.
Configurations	This register is available in all configurations.
Attributes	See the register summary in Table 3-33 on page 3-31 .

[Figure 3-34](#) shows the bit assignments.




Figure 3-34 ITATBCTR0 bit assignments

[Table 3-39](#) shows the bit assignments.

Table 3-39 ITATBCTR0 bit assignments

Bits	Name	Function
[31:10]	Reserved	-
[9:8]	ATBYTES	A read returns the value of the atbytessn signal, where the value of the Ctrl_Reg at 0x000 defines <i>n</i> . A write outputs the value to atbytesm .
[7:2]	Reserved	-
[1]	AFREADY	A read returns the value of the afreadysn signal, where the value of the Ctrl_Reg at 0x000 defines <i>n</i> . A write outputs the value to afreadym .
[0]	ATVALID	A read returns the value of the atvalidsn signal, where the value of the Ctrl_Reg at 0x000 defines <i>n</i> . A write outputs the value to atvalidm .

3.7.7 Integration Mode Control register

The ITCTRL register characteristics are:

Purpose	<p>Enables topology detection. See the <i>ARM® CoreSight™ Architecture Specification</i>.</p> <p>This register enables the component to switch from a functional mode, the default behavior, to integration mode where the inputs and outputs of the component can be directly controlled for the purposes of integration testing and topology detection.</p>
----------------	---

Note

When a device is in integration mode, the intended functionality might not be available.

After performing integration or topology detection, reset the system to ensure correct behavior of CoreSight and other connected system components that the integration or topology detection can affect.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-33 on page 3-31](#).

[Figure 3-35](#) shows the bit assignments.




Figure 3-35 ITCTRL register bit assignments

[Table 3-40](#) shows the bit assignments.

Table 3-40 ITCTRL register bit assignments

Bits	Name	Function
[31:1]	Reserved	-
[0]	IME	Integration Mode Enable.
	0	Disable integration mode.
	1	Enable integration mode.

3.7.8 Claim Tag Set register

The CLAIMSET register characteristics are:

Purpose Software can use the claim tag to coordinate application and debugger access to trace unit functionality. The claim tags have no effect on the operation of the component. The CLAIMSET register sets bits in the claim tag, and determines the number of claim bits implemented.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-33 on page 3-31](#).

[Figure 3-36](#) shows the bit assignments.




Figure 3-36 CLAIMSET register bit assignments

Table 3-41 shows the bit assignments.

Table 3-41 CLAIMSET register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	SET	On reads, for each bit: 1 Claim tag bit is implemented On writes, for each bit: 0 Has no effect. 1 Sets the relevant bit of the claim tag.

3.7.9 Claim Tag Clear register

The CLAIMCLR register characteristics are:

Purpose Software can use the claim tag to coordinate application and debugger access to trace unit functionality. The claim tags have no effect on the operation of the component. The CLAIMCLR register sets the bits in the claim tag to 0 and determines the current value of the claim tag.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in Table 3-33 on page 3-31.

Figure 3-37 shows the bit assignments.




Figure 3-37 CLAIMCLR register bit assignments

Table 3-42 shows the bit assignments.

Table 3-42 CLAIMCLR register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	CLR	On reads, for each bit: 0 Claim tag bit is not set. 1 Claim tag bit is set. On writes, for each bit: 0 Has no effect. 1 Clears the relevant bit of the claim tag.

3.7.10 Lock Access Register

The LAR characteristics are:

Purpose Controls write access from self-hosted, on-chip accesses. The LAR does not affect the accesses using the external debugger interface.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-33 on page 3-31](#).

[Figure 3-38](#) shows the bit assignments.




Figure 3-38 LAR bit assignments

[Table 3-43](#) shows the bit assignments.

Table 3-43 LAR bit assignments

Bits	Name	Function
[31:0]	KEY	Software lock key value. 0xC5ACCE55 Clear the software lock. All other write values set the software lock.

3.7.11 Lock Status Register

The LSR characteristics are:

Purpose Indicates the status of the lock control mechanism. This lock prevents accidental writes. When locked, write accesses are denied for all registers except for the LAR. The lock registers do not affect accesses from the external debug interface. This register reads as 0 when accessed from the external debug interface.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-33 on page 3-31](#).

[Figure 3-39](#) shows the bit assignments.




Figure 3-39 LSR bit assignments

Table 3-44 shows the bit assignments.

Table 3-44 LSR bit assignments

Bits	Name	Function
[31:3]	Reserved	-
[2]	nTT	Register size indicator. Always 0. Indicates that the LAR is implemented as 32-bit.
[1]	SLK	Software Lock Status. Returns the present lock status of the device, from the current interface. 0 Indicates that write operations are permitted from this interface. 1 Indicates that write operations are not permitted from this interface. Read operations are permitted.
[0]	SLI	Software Lock Implemented. Indicates that a lock control mechanism is present from this interface. 0 Indicates that a lock control mechanism is not present from this interface. Write operations to the LAR are ignored. 1 Indicates that a lock control mechanism is present from this interface.

3.7.12 Authentication Status register

The AUTHSTATUS register characteristics are:

Purpose Reports the required security level and present status.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in Table 3-33 on page 3-31.

Figure 3-40 shows the bit assignments.




Figure 3-40 AUTHSTATUS register bit assignments

Table 3-45 shows the bit assignments.

Table 3-45 AUTHSTATUS register bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:6]	SNID	Indicates the security level for Secure non-invasive debug: 0b00 Functionality is not implemented or is controlled elsewhere.

Table 3-45 AUTHSTATUS register bit assignments (continued)

Bits	Name	Function
[5:4]	SID	Indicates the security level for Secure invasive debug: 0b00 Functionality is not implemented or is controlled elsewhere.
[3:2]	NSNID	Indicates the security level for Non-secure non-invasive debug: 0b00 Functionality is not implemented or is controlled elsewhere.
[1:0]	NSID	Indicates the security level for Non-secure invasive debug: 0b00 Functionality is not implemented or is controlled elsewhere.

3.7.13 Device Configuration register

The DEVID register characteristics are:

- Purpose** Indicates the capabilities of the component.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-33 on page 3-31](#).

[Figure 3-41](#) shows the bit assignments.




Figure 3-41 DEVID register bit assignments

[Table 3-46](#) shows the bit assignments.

Table 3-46 DEVID register bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	SCHEME	Indicates the priority scheme implemented in this component. 0b0011 Program the slave ports to have higher or lower priority with respect to each other.
[3:0]	PORTCOUNT	Indicates the number of input ports connected. 0x0 and 0x1 are illegal values. 0b0010 Two ATB slave ports. 0b0011 Three ATB slave ports. 0b0100 Four ATB slave ports. 0b0101 Five ATB slave ports. 0b0110 Six ATB slave ports. 0b0111 Seven ATB slave ports. 0b1000 Eight ATB slave ports.

3.7.14 Device Type Identifier register

The DEVTYPE register characteristics are:

Purpose Provides a debugger with information about the component when the Part Number field is not recognized. The debugger can then report this information.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-33 on page 3-31](#).

[Figure 3-42](#) shows the bit assignments.




Figure 3-42 DEVTYPE register bit assignments

[Table 3-47](#) shows the bit assignments.

Table 3-47 DEVTYPE register bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	SUB	Sub-classification of the type of the debug component as specified in the <i>ARM® CoreSight™ Architecture Specification</i> within the major classification as specified in the MAJOR field: 0b0001 This component arbitrates ATB inputs mapping to ATB outputs.
[3:0]	MAJOR	Major classification of the type of the debug component as specified in the <i>ARM® CoreSight™ Architecture Specification</i> for this debug and trace component: 0b0010 This component has both ATB inputs and ATB outputs.

3.7.15 Peripheral ID4 Register

The PIDR4 characteristics are:

Purpose Part of the set of peripheral identification registers. Contains part of the designer identity and the memory size.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-33 on page 3-31](#).

[Figure 3-43](#) shows the bit assignments.




Figure 3-43 PIDR4 bit assignments

Table 3-48 shows the bit assignments.

Table 3-48 PIDR4 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	SIZE	Always 0b0000. Indicates that the device only occupies 4KB of memory.
[3:0]	DES_2	Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the designer of the component. 0b0100 JEDEC continuation code.

3.7.16 Peripheral ID0 Register

The PIDR0 characteristics are:

Purpose	Part of the set of peripheral identification registers. Contains part of the designer-specific part number.
----------------	---

Usage constraints There are no usage constraints.

Configurations	This register is available in all configurations.
-----------------------	---

Attributes See the register summary in [Table 3-33](#) on page 3-31.

Figure 3-44 shows the bit assignments.




Figure 3-44 PIDR0 bit assignments

Table 3-49 shows the bit assignments.

Table 3-49 PIDR0 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PART_0	<p>Bits[7:0] of the 12-bit part number of the component. The designer of the component assigns this part number.</p> <p>0x08 Indicates bits[7:0] of the part number of the component.</p>

3.7.17 Peripheral ID1 Register

The PIDR1 characteristics are:

Purpose	Part of the set of peripheral identification registers. Contains part of the designer-specific part number and part of the designer identity.
----------------	---

Usage constraints There are no usage constraints.

Configurations	This register is available in all configurations.
-----------------------	---

Attributes See the register summary in [Table 3-33 on page 3-31](#).

Figure 3-45 shows the PIDR1 bit assignments.



Figure 3-45 PIDR1 bit assignments

Table 3-50 shows the PIDR1 bit assignments.

Table 3-50 PIDR1 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	DES_0	Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the designer of the component. 0b1011 ARM. Bits[3:0] of the JEDEC JEP106 Identity Code.
[3:0]	PART_1	Bits[11:8] of the 12-bit part number of the component. The designer of the component assigns this part number. 0b1001 Indicates bits[11:8] of the part number of the component.

3.7.18 Peripheral ID2 Register

The PIDR2 characteristics are:

- Purpose** Part of the set of peripheral identification registers. Contains part of the designer identity and the product revision.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in Table 3-33 on page 3-31.

Figure 3-46 shows the PIDR2 bit assignments.




Figure 3-46 PIDR2 bit assignments

Table 3-51 shows the PIDR2 bit assignments.

Table 3-51 PIDR2 bit assignments

Bits	Name	Function
[31:8]	Reserved	-

Table 3-51 PIDR2 bit assignments (continued)

Bits	Name	Function
[7:4]	REVISION	0b0011 This device is at r1p1.
[3]	JEDEC	Always 1. Indicates that the JEDEC assigned-designer ID is used.
[2:0]	DES_1	Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the designer of the component. 0b011 ARM. Bits[6:4] of the JEDEC JEP106 Identity Code.

3.7.19 Peripheral ID3 Register

The PIDR3 characteristics are:


Purpose Part of the set of peripheral identification registers. Contains the REVAND and CMOD fields.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-33 on page 3-31](#).

[Figure 3-47](#) shows the PIDR3 bit assignments.


Figure 3-47 PIDR3 bit assignments

[Table 3-52](#) shows the PIDR3 bit assignments.

Table 3-52 PIDR3 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	REVAND	0b0000 Indicates that there are no errata fixes to this component.
[3:0]	CMOD	Customer Modified. Indicates whether the customer has modified the behavior of the component. In most cases, this field is 0b0000. Customers change this value when they make authorized modifications to this component. 0b0000 Indicates that the customer has not modified this component.

3.7.20 Component ID0 Register

The CIDR0 characteristics are:

Purpose A component identification register that indicates the presence of identification registers.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-33 on page 3-31](#).

Copyright © 2011-2013, 2015 ARM. All rights reserved.
Non-Confidential



Bits	Name	Function
[31:8]	Reserved	-
[7:4]	CLASS	Class of the component, for example, whether the component is a ROM table or a generic CoreSight SoC-400 component. Contains bits[15:12] of the component identification code. 0b1001 Indicates that the component is a CoreSight SoC-400 component.
[3:0]	PRMBL_1	Preamble[1]. Contains bits[11:8] of the component identification code. 0b0000 Bits[11:8] of the identification code.

3.7.22 Component ID2 Register

The CIDR2 characteristics are:

- Purpose** A component identification register that indicates the presence of identification registers.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-33 on page 3-31](#).

[Figure 3-50](#) shows the bit assignments.



Figure 3-50 CIDR2 bit assignments

[Table 3-55](#) shows the bit assignments.

Table 3-55 CIDR2 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PRMBL_2	Preamble[2]. Contains bits[23:16] of the component identification code. 0x05 Bits[23:16] of the identification code.

3.7.23 Component ID3 Register

The CIDR3 characteristics are:

- Purpose** A component identification register that indicates the presence of identification registers.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-33 on page 3-31](#).

[Figure 3-51](#) shows the bit assignments.




Figure 3-51 CIDR3 bit assignments

Table 3-56 shows the bit assignments.

Table 3-56 CIDR3 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PRMBL_3	Preamble[3]. Contains bits[31:24] of the component identification code. 0xB1 Bits[31:24] of the identification code.

3.8 ATB replicator register summary

Table 3-57 shows the ATB replicator registers in offset order from the base memory address.

Table 3-57 ATB replicator register summary

Offset	Name	Type	Reset	Description
0x000	IDFILTER0	RW	0x00000000	ID filtering for ATB master port 0 on page 3-54
0x004	IDFILTER1	RW	0x00000000	ID filtering for ATB master port 1 on page 3-55
0xEFC	ITATBCTR0	WO	0x00000000	Integration Mode ATB Control 0 Register on page 3-56
0xEF8	ITATBCTR1	RO	0x00000000	Integration Mode ATB Control 1 Register on page 3-57
0xF00	ITCTRL	RW	0x00000000	Integration Mode Control register on page 3-58
0xFA0	CLAIMSET	RW	0x0000000F	Claim Tag Set register on page 3-59
0xFA4	CLAIMCLR	RW	0x00000000	Claim Tag Clear register on page 3-60
0xFB0	LAR	WO	0x00000000	Lock Access Register on page 3-60
0xFB4	LSR	RO	0x00000003	Lock Status Register on page 3-61
0xFB8	AUTHSTATUS	RO	0x00000000	Authentication Status register on page 3-62
0xFC8	DEVID	RO	0x00000002	Device Configuration register on page 3-62
0xFCC	DEVTYPE	RO	0x00000022	Device Type Identifier register on page 3-63
0xFD0	PIDR4	RO	0x00000004	Peripheral ID4 Register on page 3-64
0xFD4	-	-	-	Reserved
0xFD8	-	-	-	Reserved
0xFDC	-	-	-	Reserved
0xFE0	PIDR0	RO	0x00000009	Peripheral ID0 Register on page 3-64
0xFE4	PIDR1	RO	0x000000B9	Peripheral ID1 Register on page 3-65
0xFE8	PIDR2	RO	0x0000001B	Peripheral ID2 Register on page 3-65
0xFEC	PIDR3	RO	0x00000000	Peripheral ID3 Register on page 3-66
0xFF0	CIDR0	RO	0x0000000D	Component ID0 Register on page 3-67
0xFF4	CIDR1	RO	0x00000090	Component ID1 Register on page 3-67
0xFF8	CIDR2	RO	0x00000005	Component ID2 Register on page 3-68
0xFFC	CIDR3	RO	0x000000B1	Component ID3 Register on page 3-68

3.9 ATB replicator register descriptions

This section describes the ATB replicator registers. [Table 3-57 on page 3-53](#) provides cross-references to individual registers.

The registers are only present when you select the APB programming interface.

3.9.1 ID filtering for ATB master port 0

The IDFILTER0 register characteristics are:

Purpose Enables the programming of ID filtering for master port 0.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-57 on page 3-53](#).

[Figure 3-52](#) shows the bit assignments.




Figure 3-52 IDFILTER0 register bit assignments

[Table 3-58](#) shows the bit assignments.

Table 3-58 IDFILTER0 register bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7]	ID0_70_7F	Enable or disable ID filtering for IDs 0x70-0x7F. 0 Transactions with these IDs are passed on to ATB master port 0. 1 Transactions with these IDs are discarded by the replicator.
[6]	ID0_60_6F	Enable or disable ID filtering for IDs 0x60-0x6F. 0 Transactions with these IDs are passed on to ATB master port 0. 1 Transactions with these IDs are discarded by the replicator.
[5]	ID0_50_5F	Enable or disable ID filtering for IDs 0x50-0x5F. 0 Transactions with these IDs are passed on to ATB master port 0. 1 Transactions with these IDs are discarded by the replicator.
[4]	ID0_40_4F	Enable or disable ID filtering for IDs 0x40-0x4F. 0 Transactions with these IDs are passed on to ATB master port 0. 1 Transactions with these IDs are discarded by the replicator.

Table 3-58 IDFILTER0 register bit assignments (continued)

Bits	Name	Function
[3]	ID0_30_3F	Enable or disable ID filtering for IDs 0x30-0x3F. 0 Transactions with these IDs are passed on to ATB master port 0. 1 Transactions with these IDs are discarded by the replicator.
[2]	ID0_20_2F	Enable or disable ID filtering for IDs 0x20-0x2F. 0 Transactions with these IDs are passed on to ATB master port 0. 1 Transactions with these IDs are discarded by the replicator.
[1]	ID0_10_1F	Enable or disable ID filtering for IDs 0x10-0x1F. 0 Transactions with these IDs are passed on to ATB master port 0. 1 Transactions with these IDs are discarded by the replicator.
[0]	ID0_0_F	Enable or disable ID filtering for IDs 0x0-0xF. 0 Transactions with these IDs are passed on to ATB master port 0. 1 Transactions with these IDs are discarded by the replicator.

3.9.2 ID filtering for ATB master port 1

The IDFILTER1 register characteristics are:

Purpose Enables the programming of ID filtering for master port 1.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-57 on page 3-53](#).

[Figure 3-53](#) shows the bit assignments.




Figure 3-53 IDFILTER1 register bit assignments

Table 3-59 shows the bit assignments.

Table 3-59 IDFILTER1 register bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7]	ID1_70_7F	Enable or disable ID filtering for IDs 0x70-0x7F. 0 Transactions with these IDs are passed on to ATB master port 1. 1 Transactions with these IDs are discarded by the replicator.
[6]	ID1_60_6F	Enable or disable ID filtering for IDs 0x60-0x6F. 0 Transactions with these IDs are passed on to ATB master port 1. 1 Transactions with these IDs are discarded by the replicator.
[5]	ID1_50_5F	Enable or disable ID filtering for IDs 0x50-0x5F. 0 Transactions with these IDs are passed on to ATB master port 1. 1 Transactions with these IDs are discarded by the replicator.
[4]	ID1_40_4F	Enable or disable ID filtering for IDs 0x40-0x4F. 0 Transactions with these IDs are passed on to ATB master port 1. 1 Transactions with these IDs are discarded by the replicator.
[3]	ID1_30_3F	Enable or disable ID filtering for IDs 0x30-0x3F. 0 Transactions with these IDs are passed on to ATB master port 1. 1 Transactions with these IDs are discarded by the replicator.
[2]	ID1_20_2F	Enable or disable ID filtering for IDs 0x20-0x2F. 0 Transactions with these IDs are passed on to ATB master port 1. 1 Transactions with these IDs are discarded by the replicator.
[1]	ID1_10_1F	Enable or disable ID filtering for IDs 0x10-0x1F. 0 Transactions with these IDs are passed on to ATB master port 1. 1 Transactions with these IDs are discarded by the replicator.
[0]	ID1_0_F	Enable or disable ID filtering for IDs 0x0-0xF. 0 Transactions with these IDs are passed on to ATB master port 1. 1 Transactions with these IDs are discarded by the replicator.

3.9.3 Integration Mode ATB Control 0 Register

The ITATBCTR0 characteristics are:

Purpose	Controls the value of the atvalidm0 , atvalidm1 , and atreadys outputs in integration mode.
Usage constraints	There are no usage constraints.
Configurations	This register is available in all configurations.
Attributes	See the register summary in Table 3-57 on page 3-53 .

[Figure 3-54 on page 3-57](#) shows the bit assignments.




Figure 3-54 ITATBCTR0 bit assignments

Table 3-60 shows the bit assignments.

Table 3-60 ITATBCTR0 bit assignments

Bits	Name	Function
[31:5]	Reserved	-
[4]	ATREADY	Sets the value of the atready output. 0 Drive logic 0 on the atready output. 1 Drive logic 1 on the atready output.
[3]	Reserved	-
[2]	ATVALIDM1	Sets the value of the atvalidm1 output. 0 Drive logic 0 on the atvalidm1 output. 1 Drive logic 1 on the atvalidm1 output.
[1]	Reserved	-
[0]	ATVALIDM0	Sets the value of the atvalidm0 output. 0 Drive logic 0 on the atvalidm0 output. 1 Drive logic 1 on the atvalidm0 output.

3.9.4 Integration Mode ATB Control 1 Register

The ITATBCTR1 characteristics are:

Purpose	Returns the value of the atreadym0 , atreadym1 , and atvalids inputs in integration mode.
Usage constraints	There are no usage constraints.
Configurations	This register is available in all configurations.
Attributes	See the register summary in Table 3-57 on page 3-53 .

[Figure 3-55 on page 3-58](#) shows the bit assignments.




Figure 3-55 ITATBCTR1 bit assignments

Table 3-61 shows the bit assignments.

Table 3-61 ITATBCTR1 bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3]	ATVALIDS	Reads the value of the atvalids input. 0 Pin is at logic 0. 1 Pin is at logic 1.
[2]	Reserved	-
[1]	ATREADYM1	Reads the value of the atreadym1 input. 0 Pin is at logic 0. 1 Pin is at logic 1.
[0]	ATREADYM0	Reads the value of the atreadym0 input. 0 Pin is at logic 0. 1 Pin is at logic 1.

3.9.5 Integration Mode Control register

The ITCTRL register characteristics are:

Purpose	<p>Enables topology detection. See the <i>ARM® CoreSight™ Architecture Specification</i>.</p> <p>This register enables the component to switch from a functional mode, which is the default behavior, to integration mode where the inputs and outputs of the component can be directly controlled for the purposes of integration testing and topology detection.</p> <p>———— Note ————</p> <p>When a device is in integration mode, the intended functionality might not be available.</p> <p>After performing integration or topology detection, you must reset the system to ensure correct behavior of CoreSight and other connected system components that the integration or topology detection can affect.</p>
Usage constraints	There are no usage constraints.
Configurations	This register is available in all configurations.
Attributes	See the register summary in Table 3-57 on page 3-53 .

Figure 3-56 on page 3-59 shows the bit assignments.




Figure 3-56 ITCTRL register bit assignments

Table 3-62 shows the bit assignments.

Table 3-62 ITCTRL register bit assignments

Bits	Name	Function
[31:1]	Reserved	-
[0]	IME	Integration Mode Enable.
	0	Disable integration mode.
	1	Enable integration mode.

3.9.6 Claim Tag Set register

The CLAIMSET register characteristics are:

Purpose Software can use the claim tag to coordinate application and debugger access to trace unit functionality. The claim tags have no effect on the operation of the component. The CLAIMSET register sets bits in the claim tag, and determines the number of claim bits implemented.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in Table 3-57 on page 3-53.

Figure 3-57 shows the bit assignments.




Figure 3-57 CLAIMSET register bit assignments

Table 3-63 shows the bit assignments.

Table 3-63 CLAIMSET register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	SET	On reads, for each bit: 1 Claim tag bit is implemented On writes, for each bit: 0 Has no effect. 1 Sets the relevant bit of the claim tag.

3.9.7 Claim Tag Clear register

The CLAIMCLR register characteristics are:

- Purpose** Software can use the claim tag to coordinate application and debugger access to trace unit functionality. The claim tags have no effect on the operation of the component. The CLAIMCLR register sets the bits in the claim tag to 0 and determines the current value of the claim tag.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-57 on page 3-53](#).

[Figure 3-58](#) shows the bit assignments.




Figure 3-58 CLAIMCLR register bit assignments

[Table 3-64](#) shows the bit assignments.

Table 3-64 CLAIMCLR register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	CLR	<p>On reads, for each bit:</p> <p>0 Claim tag bit is not set.</p> <p>1 Claim tag bit is set.</p> <p>On writes, for each bit:</p> <p>0 Has no effect.</p> <p>1 Clears the relevant bit of the claim tag.</p>

3.9.8 Lock Access Register

The LAR characteristics are:

- Purpose** Controls write access from self-hosted, on-chip accesses. The LAR does not affect the accesses using the external debugger interface.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-57 on page 3-53](#).

[Figure 3-59](#) shows the bit assignments.




Figure 3-59 LAR bit assignments

Table 3-65 shows the bit assignments.

Table 3-65 LAR bit assignments

Bits	Name	Function
[31:0]	KEY	Software lock key value. 0xC5ACCE55 Clear the software lock. All other write values set the software lock.

3.9.9 Lock Status Register

The LSR characteristics are:

- Purpose** Indicates the status of the lock control mechanism. This lock prevents accidental writes. When locked, write accesses are denied for all registers except for the LAR. The lock registers do not affect accesses from the external debug interface. This register reads as 0 when accessed from the external debug interface.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in Table 3-57 on page 3-53.

Figure 3-60 shows the bit assignments.




Figure 3-60 LSR bit assignments

Table 3-66 shows the bit assignments.

Table 3-66 LSR bit assignments

Bits	Name	Function
[31:3]	Reserved	-
[2]	nTT	Register size indicator. Always 0. Indicates that the LAR is implemented as 32-bit.
[1]	SLK	Software Lock Status. Returns the present lock status of the device, from the current interface. 0 Indicates that write operations are permitted from this interface. 1 Indicates that write operations are not permitted from this interface. Read operations are permitted.
[0]	SLI	Software Lock Implemented. Indicates that a lock control mechanism is present from this interface. 0 Indicates that a lock control mechanism is not present from this interface. Write operations to the LAR are ignored. 1 Indicates that a lock control mechanism is present from this interface.

3.9.10 Authentication Status register

The AUTHSTATUS register characteristics are:

- Purpose** Reports the required security level and present status.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-57 on page 3-53](#).

[Figure 3-61](#) shows the bit assignments.




Figure 3-61 AUTHSTATUS register bit assignments

[Table 3-67](#) shows the bit assignments.

Table 3-67 AUTHSTATUS register bit assignments


Bits	Name	Function
[31:8]	Reserved	-
[7:6]	SNID	Indicates the security level for Secure non-invasive debug: 0b00 Functionality is not implemented or is controlled elsewhere.
[5:4]	SID	Indicates the security level for Secure invasive debug: 0b00 Functionality is not implemented or is controlled elsewhere.
[3:2]	NSNID	Indicates the security level for Non-secure non-invasive debug: 0b00 Functionality is not implemented or is controlled elsewhere.
[1:0]	NSID	Indicates the security level for Non-secure invasive debug: 0b00 Functionality is not implemented or is controlled elsewhere.

3.9.11 Device Configuration register

The DEVID register characteristics are:

- Purpose** Indicates the capabilities of the component.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-57 on page 3-53](#).

[Figure 3-62 on page 3-63](#) shows the bit assignments.



3-63

ARM DDI 0480G
ID042315

Copyright © 2011-2013, 2015 ARM. All rights reserved.
Non-Confidential

ARM DDI 0480G
ID042315

ARM DDI 0480G
ID042315

ARM DDI 0480G
ID042315


ARM DDI 0480G
ID042315

ARM DDI 0480G
ID042315

ARM DDI 0480G
ID042315

ARM DDI 0480G
ID042315

ARM DDI 0480G
ID042315



3-63

ARM DDI 0480G
ID042315

Copyright © 2011-2013, 2015 ARM. All rights reserved.
Non-Confidential

ARM DDI 0480G
ID042315

3.9.13 Peripheral ID4 Register

The PIDR4 characteristics are:

- Purpose** Part of the set of peripheral identification registers. Contains part of the designer identity and the memory size.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-57 on page 3-53](#).

[Figure 3-64](#) shows the bit assignments.




Figure 3-64 PIDR4 bit assignments

[Table 3-70](#) shows the bit assignments.

Table 3-70 PIDR4 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	SIZE	Always 0b0000. Indicates that the device only occupies 4KB of memory.
[3:0]	DES_2	Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the designer of the component. 0b0100 JEDEC continuation code.

3.9.14 Peripheral ID0 Register

The PIDR0 characteristics are:

- Purpose** Part of the set of peripheral identification registers. Contains part of the designer-specific part number.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-57 on page 3-53](#).

[Figure 3-65](#) shows the bit assignments.




Figure 3-65 PIDR0 bit assignments

Copyright © 2011-2013, 2015 ARM. All rights reserved.
Non-Confidential

3-65

3.9.15 Peripheral ID1 Register

Purpose	Part of the set of peripheral identification registers. Contains part of the designer-specific part number and part of the designer identity.
----------------	---

Configurations	This register is available in all configurations.
-----------------------	---

Figure 3-66 shows the bit assignments.



Table 3-72 PIDR1 bit assignments

3.9.16 Peripheral ID2 Register

Purpose	Part of the set of peripheral identification registers. Contains part of the designer identity and the product revision.
----------------	--

Configurations	This register is available in all configurations.
-----------------------	---

Attributes See the register summary in [Table 3-57 on page 3-53](#).

[Figure 3-67](#) shows the bit assignments.




Figure 3-67 PIDR2 bit assignments

[Table 3-73](#) shows the bit assignments.

Table 3-73 PIDR2 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	REVISION	0b0010 This device is at r0p1.
[3]	JEDEC	Always 1. Indicates that the JEDEC-assigned designer ID is used.
[2:0]	DES_1	Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the designer of the component. 0b011 ARM. Bits[6:4] of the JEDEC JEP106 Identity Code.

3.9.17 Peripheral ID3 Register

The PIDR3 characteristics are:

Purpose Part of the set of peripheral identification registers. Contains the REVAND and CMOD fields.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-57 on page 3-53](#).

[Figure 3-68](#) shows the bit assignments.




Figure 3-68 PIDR3 bit assignments

Table 3-74 shows the bit assignments.

Table 3-74 PIDR3 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	REVAND	0b0000 Indicates that there are no errata fixes to this component.
[3:0]	CMOD	Customer Modified. Indicates whether the customer has modified the behavior of the component. In most cases, this field is 0b0000. Customers change this value when they make authorized modifications to this component. 0b0000 Indicates that the customer has not modified this component.

3.9.18 Component ID0 Register

The CIDR0 characteristics are:

Purpose A component identification register that indicates the presence of identification registers.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in Table 3-57 on page 3-53.

Figure 3-69 shows the bit assignments.



Figure 3-69 CIDR0 bit assignments

Table 3-75 shows the bit assignments.

Table 3-75 CIDR0 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PRMBL_0	Preamble[0]. Contains bits[7:0] of the component identification code. 0x0D Bits[7:0] of the identification code.

3.9.19 Component ID1 Register

The CIDR1 characteristics are:

Purpose A component identification register that indicates the presence of identification registers. This register also indicates the component class.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in Table 3-57 on page 3-53.

Figure 3-70 on page 3-68 shows the bit assignments.




Figure 3-70 CIDR1 bit assignments

Table 3-76 shows the bit assignments.

Table 3-76 CIDR1 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	CLASS	Class of the component, for example, whether the component is a ROM table or a generic CoreSight SoC-400 component. Contains bits[15:12] of the component identification code. 0b1001 Indicates that the component is a CoreSight SoC-400 component.
[3:0]	PRMBL_1	Preamble[1]. Contains bits[11:8] of the component identification code. 0b0000 Bits[11:8] of the identification code.

3.9.20 Component ID2 Register

The CIDR2 characteristics are:

Purpose	A component identification register that indicates the presence of identification registers.
Usage constraints	There are no usage constraints.
Configurations	This register is available in all configurations.
Attributes	See the register summary in Table 3-57 on page 3-53 .

Figure 3-71 shows the bit assignments.



Figure 3-71 CIDR2 bit assignments

Table 3-77 shows the bit assignments.

Table 3-77 CIDR2 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PRMBL_2	Preamble[2]. Contains bits[23:16] of the component identification code. 0x05 Bits[23:16] of the identification code.

3.9.21 Component ID3 Register

The CIDR3 characteristics are:

Purpose	A component identification register that indicates the presence of identification registers.
----------------	--

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-57 on page 3-53](#).

[Figure 3-72](#) shows the bit assignments.




Figure 3-72 CIDR3 bit assignments

[Table 3-78](#) shows the bit assignments.

Table 3-78 CIDR3 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PRMBL_3	Preamble[3]. Contains bits[31:24] of the component identification code. 0xB1 Bits[31:24] of the identification code.

3.10 ETB register summary

Table 3-79 shows the ETB registers in offset order from the base memory address.

Table 3-79 ETB register summary

Offset	Name	Type	Reset	Description
0x004	RDP	RO	0x00000000	ETB RAM Depth register on page 3-72
0x00C	STS	RO	0x00000008	ETB Status register on page 3-72
0x010	RRD	RO	0x00000000	ETB RAM Read Data register on page 3-73
0x014	RRP	RW	0x00000000	ETB RAM Read Pointer register on page 3-74
0x018	RWP	RW	0x00000000	ETB RAM Write Pointer register on page 3-75
0x01C	TRG	RW	0x00000000	ETB Trigger Counter register on page 3-75
0x020	CTL	RW	0x00000000	ETB Control register on page 3-76
0x024	RWD	WO	0x00000000	ETB RAM Write Data register on page 3-77
0x300	FFSR	RO	0x00000002	ETB Formatter and Flush Status Register on page 3-77
0x304	FFCR	RW	0x00000000	ETB Formatter and Flush Control Register on page 3-78
0xEE0	ITMISCOP0	WO	0x00000000	Integration Test Miscellaneous Output register 0 on page 3-80
0xEE4	ITTRFLINACK	WO	0x00000000	Integration Test Trigger In and Flush In Acknowledge register on page 3-81
0xEE8	ITTRFLIN	RO	0x00000000	Integration Test Trigger In and Flush In register on page 3-82
0xEEC	ITATBDATA0	RO	0x00000000	Integration Test ATB Data register 0 on page 3-82
0xEF0	ITATBCTR2	WO	0x00000000	Integration Test ATB Control Register 2 on page 3-83
0xEF4	ITATBCTR1	RO	0x00000000	Integration Test ATB Control Register 1 on page 3-84
0xEF8	ITATBCTR0	RO	0x00000000	Integration Test ATB Control Register 0 on page 3-85
0xF00	ITCTRL	RW	0x00000000	Integration Mode Control register on page 3-85
0xFA0	CLAIMSET	RW	0x0000000F	Claim Tag Set register on page 3-86
0xFA4	CLAIMCLR	RW	0x00000000	Claim Tag Clear register on page 3-87
0xFB0	LAR	WO	0x00000000	Lock Access Register on page 3-87
0xFB4	LSR	RO	0x00000003	Lock Status Register on page 3-88
0xFB8	AUTHSTATUS	RO	0x00000000	Authentication Status register on page 3-89
0xFC8	DEVID	RO	0x00000000	Device Configuration register on page 3-90
0xFCC	DEVTYPE	RO	0x00000021	Device Type Identifier register on page 3-90
0xFD0	PIDR4	RO	0x00000004	Peripheral ID4 Register on page 3-91
0xFD4	-	-	-	Reserved
0xFD8	-	-	-	Reserved
0xFDC	-	-	-	Reserved
0xFE0	PIDR0	RO	0x00000007	Peripheral ID0 Register on page 3-92

Table 3-79 ETB register summary (continued)

Offset	Name	Type	Reset	Description
0xFE4	PIDR1	RO	0x000000B9	<i>Peripheral ID1 Register on page 3-92</i>
0xFE8	PIDR2	RO	0x0000003B	<i>Peripheral ID2 Register on page 3-93</i>
0xFEC	PIDR3	RO	0x00000000	<i>Peripheral ID3 Register on page 3-94</i>
0xFF0	CIDR0	RO	0x0000000D	<i>Component ID0 Register on page 3-94</i>
0xFF4	CIDR1	RO	0x00000090	<i>Component ID1 Register on page 3-95</i>
0xFF8	CIDR2	RO	0x00000005	<i>Component ID2 Register on page 3-96</i>
0xFFC	CIDR3	RO	0x000000B1	<i>Component ID3 Register on page 3-96</i>

3.11 ETB register descriptions

This section describes the ETB registers. [Table 3-79 on page 3-70](#) provides cross-references to individual registers.

3.11.1 ETB RAM Depth register

The RDP register characteristics are:

- Purpose** Defines the depth, in words, of the trace RAM.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-79 on page 3-70](#).

[Figure 3-73](#) shows the bit assignments.




Figure 3-73 RDP register bit assignments

[Table 3-80](#) shows the bit assignments.

Table 3-80 RDP register bit assignments

Bits	Name	Function
[31:0]	ETB_RAM_DEPTH	Defines the depth, in words, of the trace RAM.

3.11.2 ETB Status register

The STS register characteristics are:

- Purpose** Indicates the status of the ETB.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-79 on page 3-70](#).

[Figure 3-74](#) shows the bit assignments.




Figure 3-74 STS register bit assignments

Table 3-81 shows the bit assignments.

Table 3-81 STS register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3]	FtEmpty	Formatter pipeline is empty. All data is stored to RAM. 0 Formatter pipeline is not empty. 1 Formatter pipeline is empty.
[2]	AcqComp	The acquisition complete flag indicates that the capture is completed when the formatter stops because of any of the methods defined in the FFCR, or CTL.TraceCaptEn is 0. This sets FFSR.FtStopped to 1. 0 Acquisition is not complete. 1 Acquisition is complete.
[1]	Triggered	The Triggered bit is set when the component observes a trigger during programming the FFCR. Note This field does not indicate that the formatter embedded a trigger in the trace data. 0 A trigger is not observed. 1 A trigger is observed.
[0]	Full	The flag indicates whether the RAM is full or not. 0 The RAM write pointer is not wrapped around. The RAM is not full. 1 The RAM write pointer is wrapped around. The RAM is full.

3.11.3 ETB RAM Read Data register

The RRD register characteristics are:

Purpose	<p>When trace capture is disabled, the contents of the ETB Trace RAM at the location addressed by the RAM Read Pointer Register are placed in this register. Reading this register increments the RAM Read Pointer Register and triggers a RAM access cycle.</p> <p>When trace capture is enabled, a read from this register outputs 0xFFFFFFFF when the following conditions are met:</p> <ul style="list-style-type: none"> FFSR.FtStopped is 0. CTL.TraceCaptEn is 1. ETB RAM attempts a read operation. <p>In this situation the RAM Read Pointer Register does not auto-increment.</p> <p>A constant output of 1s corresponds to a synchronization output in the formatter protocol that is not applicable to the ETB, and so can be used to indicate a read error when formatting is enabled.</p>
Usage constraints	There are no usage constraints.
Configurations	This register is available in all configurations.
Attributes	See the register summary in Table 3-79 on page 3-70 .

[Figure 3-75 on page 3-74](#) shows the bit assignments.




Figure 3-75 RRD register bit assignments

Table 3-82 shows the bit assignments.

Table 3-82 RRD register bit assignments

Bits	Name	Function
[31:0]	RAM_Read_Data	Data read from the ETB Trace RAM.

3.11.4 ETB RAM Read Pointer register

The RRP register characteristics are:

Purpose The RAM Read Pointer register sets the read pointer to the required value. Writing to this register initiates a RAM access. The RAM Read Data Register is then updated.

You can also read this register to determine which memory location is currently referenced.

You must not write to this register when trace capture is enabled, that is, when FFSR.FtStopped is 0 and CTL.TraceCaptEn is 1. When trace capture is enabled, it is not possible to update the register even if there is a write operation.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in Table 3-79 on page 3-70.

Figure 3-76 shows the bit assignments.




Figure 3-76 RRP register bit assignments

Table 3-83 shows the bit assignments.

Table 3-83 RRP register bit assignments

Bits	Name	Function
[31:10]	Reserved	-
[9:0]	RAM_Read_Pointer	Sets the read pointer to the required value. The read pointer reads entries from the Trace RAM through the APB interface.

3.11.5 ETB RAM Write Pointer register

The RWP register characteristics are:

Purpose The RAM Write Pointer register sets the write pointer to the required value. The Write Pointer writes entries from the CoreSight bus to the Trace RAM. During trace capture, the pointer increments when the formatter asserts the DataValid flag. When this register wraps around from its maximum value to 0, the Full flag is set. You can also write to this register through APB to set the pointer for write accesses.

You must not write to this register when trace capture is enabled, FFSR.FtStopped is 0, and CTL.TraceCaptEn is 1. When trace capture is enabled, it is not possible to update the register even if you do a write operation.

You can also read this register to determine which memory location is currently referenced. ARM recommends that addresses are 128-bit aligned when you use the formatter in normal or continuous modes.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-79 on page 3-70](#).

[Figure 3-77](#) shows the bit assignments.




Figure 3-77 RWP register bit assignments

[Table 3-84](#) shows the bit assignments.

Table 3-84 RWP register bit assignments

Bits	Name	Function
[31:10]	Reserved	-
[9:0]	RAM_Write_Pointer	The RAM Write Pointer Register sets the write pointer to the required value. The write pointer writes entries from the CoreSight bus to the Trace RAM.

3.11.6 ETB Trigger Counter register

The TRG register characteristics are:

Purpose Stops the formatter after a defined number of words are stored following the trigger event and disables write access to the trace RAM. The number of 32-bit words written to the trace RAM following the trigger event is equal to the value stored in this register plus 1.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-79 on page 3-70](#).

[Figure 3-78 on page 3-76](#) shows the bit assignments.

Figure 3-79 CTL register bit assignments

Table 3-86 shows the bit assignments.

Table 3-86 CTL register bit assignments

Bits	Name	Function
[31:1]	Reserved	-
[0]	TraceCaptEn	ETB Trace Capture Enable. This is the master enable bit that sets FtStopped to HIGH when TraceCaptEn is LOW. When capture is disabled, any remaining data in the ATB formatter is stored to RAM. When all of the data is stored, the formatter outputs FtStopped . Capture is fully disabled, or complete, when FtStopped goes HIGH. See <i>ETB Formatter and Flush Status Register</i> . <ul style="list-style-type: none"> 0 Disable trace capture. 1 Enable trace capture.

3.11.8 ETB RAM Write Data register

The RWD register characteristics are:

Purpose	Provides data that writes to ETB Trace RAM.
Usage constraints	There are no usage constraints.
Configurations	This register is available in all configurations.
Attributes	See the register summary in Table 3-79 on page 3-70.

Figure 3-80 shows the bit assignments.




Figure 3-80 RWD register bit assignments

Table 3-87 shows the bit assignments.

Table 3-87 RWD register bit assignments

Bits	Name	Function
[31:0]	RAM_Write_Data	<p>When CTL.TraceCaptEn is 0:</p> <ul style="list-style-type: none"> Writes to this register write the data to the ETB trace RAM. The RAM Write Pointer Register value is incremented. Reads of this register return an UNKNOWN value. <p>When CTL.TraceCaptEn is 1:</p> <ul style="list-style-type: none"> Writes to this register are ignored. The data is not written to the ETB trace RAM and the RAM Write Pointer is not affected. Reads of this register return an UNKNOWN value.

3.11.9 ETB Formatter and Flush Status Register

The FFSR characteristics are:

Purpose	Indicates the implemented trigger counter multipliers and other supported features of the trigger system.
----------------	---

- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-79 on page 3-70](#).
- [Figure 3-81](#) shows the bit assignments.




Figure 3-81 FFSR bit assignments

[Table 3-88](#) shows the bit assignments.

Table 3-88 FFSR bit assignments

Bits	Name	Function
[31:2]	Reserved	-
[1]	FtStopped	<p>Formatter stopped. The formatter has received a stop request signal and all trace data and post-amble is sent. Any additional trace data on the ATB interface is ignored and atreadys goes HIGH.</p> <p>0 Formatter is not stopped.</p> <p>1 Formatter is stopped.</p>
[0]	FIInProg	<p>Flush In Progress. This is an indication of the current state of afvalids.</p> <p>0 afvalids is LOW.</p> <p>1 afvalids is HIGH.</p>

3.11.10 ETB Formatter and Flush Control Register

The FFCR characteristics are:

- Purpose** Selects the formatter mode, and controls the generation of stop, trigger, and flush events.
- Note**
- To perform a stop on flush completion through a manually generated flush request, two write operations to the register are required:
- To enable the stop event, if it is not already enabled.
 - To generate the manual flush.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-79 on page 3-70](#).
- [Figure 3-82 on page 3-79](#) shows the bit assignments.




Figure 3-82 FFCR bit assignments

Table 3-89 shows the bit assignments.

Table 3-89 FFCR bit assignments

Bits	Name	Function
[31:14]	Reserved	-
[13]	StopTrig	Stops trace capture after a trigger event is observed. The reset value is 0. 0 Disable stopping of the formatter after a trigger event is observed. 1 Enable stopping of the formatter after a trigger event is observed.
[12]	StopFl	Stops trace capture after the next flush completes. The reset value is 0. 0 Disable stopping the formatter when a flush completes. 1 Enable stopping the formatter when a flush completes.
[11]	Reserved	-
[10]	TrigFl	Indicates a Trigger-on-Flush completion. 0 Disable trigger indication on flush completion. 1 Enable trigger indication on flush completion.
[9]	TrigEvt	Indicates a trigger on a trigger event. 0 Disable trigger indication on a trigger event. 1 Enable trigger indication on a trigger event.
[8]	TrigIn	Indicates a trigger when trigin is asserted. 0 Disable trigger indication when trigin is asserted. 1 Enable trigger indication when trigin is asserted.
[7]	Reserved	-
[6]	FOnMan	Initiates a manual flush. This bit is set to 0 after the flush has been serviced. The reset value is 0. 0 Manual flush is not initiated. 1 Manual flush is initiated.
[5]	FOnTrig	Flushes the data in the system when a trigger event occurs. The reset value is 0. 0 Disable flush generation when a trigger event occurs. 1 Enable flush generation when a trigger event occurs.

Table 3-89 FFCR bit assignments (continued)

Bits	Name	Function
[4]	FOnFIIn	Enables use of the flushin input. The reset value is 0. 0 Disable flush generation using the flushin interface. 1 Enable flush generation using the flushin interface.
[3:2]	Reserved	-
[1]	EnFCont	When EnFTC is 1, this bit controls whether triggers are recorded in the trace stream. Most usage models require Continuous mode, where this bit is set to 1. The reset value is 0. See Modes of operation on page 10-5 for more information. <p>———— Note ———— This bit can only be changed when FtStopped is HIGH.</p> 0 Triggers are not embedded in the trace stream. 1 Triggers are embedded in the trace stream.
[0]	EnFTC	Enable formatting. Most usage models require Continuous mode, where this bit is set to 1. The reset value is 0. See Modes of operation on page 10-5 for more information. <p>———— Note ———— This bit can only be changed when FtStopped is HIGH.</p> 0 Formatting is disabled. 1 Formatting is enabled.

3.11.11 Integration Test Miscellaneous Output register 0

The ITMISCOP0 register characteristics are:

Purpose Controls the values of some outputs from the ETB.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-79 on page 3-70](#).

[Figure 3-83](#) shows the bit assignments.



Figure 3-83 ITMISCOP0 register bit assignments

Table 3-90 shows the bit assignments.

Table 3-90 ITMISCOP0 register bit assignments

Bits	Name	Function
[31:2]	Reserved	-
[1]	FULL	Sets the value of full output. 0 Sets the value to 0. 1 Sets the value to 1.
[0]	ACQCOMP	Sets the value of acqcomp output. 0 Sets the value to 0. 1 Sets the value to 1.

3.11.12 Integration Test Trigger In and Flush In Acknowledge register

The ITTRFLINACK register characteristics are:

- Purpose** Enables control of the **triginack** and **flushinack** outputs from the ETB.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in Table 3-79 on page 3-70.

Figure 3-84 shows the bit assignments.




Figure 3-84 ITTRFLINACK register bit assignments

Table 3-91 shows the bit assignments.

Table 3-91 ITTRFLINACK register bit assignments

Bits	Name	Function
[31:2]	Reserved	-
[1]	FLUSHINACK	Sets the value of flushinack . 0 Sets the value of FLUSHINACK to 0. 1 Sets the value of FLUSHINACK to 1.
[0]	TRIGINACK	Sets the value of triginack . 0 Sets the value of TRIGINACK to 0. 1 Sets the value of TRIGINACK to 1.

3.11.13 Integration Test Trigger In and Flush In register

The ITTRFLIN register characteristics are:

- Purpose** Contains the values of the **flushin** and **trigin** inputs to the ETB.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-79 on page 3-70](#).

[Figure 3-85](#) shows the bit assignments.




Figure 3-85 ITTRFLIN register bit assignments

[Table 3-92](#) shows the bit assignments.

Table 3-92 ITTRFLIN register bit assignments

Bits	Name	Function
[31:2]	Reserved	-
[1]	FLUSHIN	Reads the value of flushin . <div> <div>0</div> <div>flushin is LOW.</div> </div> <div> <div>1</div> <div>flushin is HIGH.</div> </div>
[0]	TRIGIN	Reads the value of trigin . <div> <div>0</div> <div>trigin is LOW.</div> </div> <div> <div>1</div> <div>trigin is HIGH.</div> </div>

3.11.14 Integration Test ATB Data register 0

The ITATBDATA0 register characteristics are:

- Purpose** Contains the value of the **atdatas** inputs to the ETB. The values are only valid when **atvalids** is HIGH.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-79 on page 3-70](#).

[Figure 3-86 on page 3-83](#) shows the bit assignments.




Figure 3-86 ITATBDATA0 register bit assignments

Table 3-93 shows the bit assignments.

Table 3-93 ITATBDATA0 register bit assignments

Bits	Name	Function
[31:5]	Reserved	-
[4]	ATDATA_31	Reads the value of atdatas [31]. 0 atdatas [31] is 0. 1 atdatas [31] is 1.
[3]	ATDATA_23	Reads the value of atdatas [23]. 0 atdatas [23] is 0. 1 atdatas [23] is 1.
[2]	ATDATA_15	Reads the value of atdatas [15]. 0 atdatas [15] is 0. 1 atdatas [15] is 1.
[1]	ATDATA_7	Reads the value of atdatas [7]. 0 atdatas [7] is 0. 1 atdatas [7] is 1.
[0]	ATDATA_0	Reads the value of atdatas [0]. 0 atdatas [0] is 0. 1 atdatas [0] is 1.

3.11.15 Integration Test ATB Control Register 2

The ITATBCTR2 characteristics are:

- Purpose** Enables control of the **atreadys** and **afvalids** outputs of the ETB.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-79 on page 3-70](#).

[Figure 3-87 on page 3-84](#) shows the bit assignments.




Figure 3-87 ITATBCTR2 bit assignments

Table 3-94 shows the bit assignments.

Table 3-94 ITATBCTR2 bit assignments

Bits	Name	Function
[31:2]	Reserved	-
[1]	AFVALIDDYS	Sets the value of afvalids . 0 Sets the value of afvalids to 0. 1 Sets the value of afvalids to 1.
[0]	ATREADYDYS	Sets the value of atreadydys . 0 Sets the value of atreadydys to 0. 1 Sets the value of atreadydys to 1.

3.11.16 Integration Test ATB Control Register 1

The ITATBCTR1 characteristics are:

- Purpose** Contains the value of the **atids** input to the ETB. This value is valid only when **atvalids** is HIGH.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in Table 3-79 on page 3-70.

Figure 3-88 shows the bit assignments.




Figure 3-88 ITATBCTR1 bit assignments

Table 3-95 shows the bit assignments.

Table 3-95 ITATBCTR1 bit assignments

Bits	Name	Function
[31:7]	Reserved	-
[6:0]	ATID	Reads the value of atids .

3.11.17 Integration Test ATB Control Register 0

The ITATBCTR0 characteristics are:

- Purpose** Captures the values of the **atvalids**, **afreadys**, and **atbytess** inputs to the ETB. To ensure that the integration registers work correctly in a system, the value of **atbytess** is valid only when **atvalids**, bit[0], is HIGH.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-79 on page 3-70](#).

[Figure 3-89](#) shows the bit assignments.




Figure 3-89 ITATBCTR0 bit assignments

[Table 3-96](#) shows the bit assignments.

Table 3-96 ITATBCTR0 bit assignments

Bits	Name	Function
[31:10]	Reserved	-
[9:8]	ATBYTES	Reads the value of atbytess .
[7:2]	Reserved	-
[1]	AFREADY	Reads the value of afreadys . 0 afreadys is 0. 1 afreadys is 1.
[0]	ATVALID	Reads the value of atvalids . 0 atvalids is 0. 1 atvalids is 1.

3.11.18 Integration Mode Control register

The ITCTRL register characteristics are:

- Purpose** Enables topology detection. See the *ARM® CoreSight™ Architecture Specification*.

This register enables the component to switch from a functional mode, the default behavior, to integration mode where the inputs and outputs of the component can be directly controlled for the purposes of integration testing and topology detection.

Note

When a device is in integration mode, the intended functionality might not be available.

After performing integration or topology detection, you must reset the system to ensure correct behavior of CoreSight and other connected system components that the integration or topology detection can affect.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-79 on page 3-70](#).

[Figure 3-90](#) shows the bit assignments.




Figure 3-90 ITCTRL register bit assignments

[Table 3-97](#) shows the bit assignments.

Table 3-97 ITCTRL register bit assignments

Bits	Name	Function
[31:1]	Reserved	-
[0]	IME	Integration Mode Enable.
	0	Disable integration mode.
	1	Enable integration mode.

3.11.19 Claim Tag Set register

The CLAIMSET register characteristics are:

Purpose Software can use the claim tag to coordinate application and debugger access to trace unit functionality. The claim tags have no effect on the operation of the component. The CLAIMSET register sets bits in the claim tag, and determines the number of claim bits implemented.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-79 on page 3-70](#).

[Figure 3-91](#) shows the bit assignments.




Figure 3-91 CLAIMSET register bit assignments

Table 3-98 shows the bit assignments.

Table 3-98 CLAIMSET register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	SET	On reads, for each bit: 1 Claim tag bit is implemented. On writes, for each bit: 0 Has no effect. 1 Sets the relevant bit of the claim tag.

3.11.20 Claim Tag Clear register

The CLAIMCLR register characteristics are:

Purpose Software can use the claim tag to coordinate application and debugger access to trace unit functionality. The claim tags have no effect on the operation of the component. The CLAIMCLR register sets the bits in the claim tag to 0 and determines the current value of the claim tag.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in Table 3-79 on page 3-70.

Figure 3-92 shows the bit assignments.




Figure 3-92 CLAIMCLR register bit assignments

Table 3-99 shows the bit assignments.

Table 3-99 CLAIMCLR register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	CLR	On reads, for each bit: 0 Claim tag bit is not set. 1 Claim tag bit is set. On writes, for each bit: 0 Has no effect. 1 Clears the relevant bit of the claim tag.

3.11.21 Lock Access Register

The LAR characteristics are:

Purpose Controls write access from self-hosted, on-chip accesses. The LAR does not affect the accesses that are using the external debugger interface.

- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-79 on page 3-70](#).
- [Figure 3-93](#) shows the bit assignments.




Figure 3-93 LAR bit assignments

[Table 3-100](#) shows the bit assignments.

Table 3-100 LAR bit assignments

Bits	Name	Function
[31:0]	KEY	Software lock key value. 0xC5ACCE55 Clear the software lock. All other write values set the software lock.

3.11.22 Lock Status Register

The LSR characteristics are:

- Purpose** Indicates the status of the lock control mechanism. This lock prevents accidental writes. When locked, write accesses are denied for all registers except for the LAR. The lock registers do not affect accesses from the external debug interface. This register reads as 0 when accessed from the external debug interface.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-79 on page 3-70](#).

[Figure 3-94](#) shows the bit assignments.




Figure 3-94 LSR bit assignments

Table 3-101 shows the bit assignments.

Table 3-101 LSR bit assignments

Bits	Name	Function
[31:3]	Reserved	-
[2]	nTT	Register size indicator. Always 0. Indicates that the LAR is implemented as 32-bit.
[1]	SLK	Software Lock Status. Returns the present lock status of the device, from the current interface. 0 Indicates that write operations are permitted from this interface. 1 Indicates that write operations are not permitted from this interface. Read operations are permitted.
[0]	SLI	Software Lock Implemented. Indicates that a lock control mechanism is present from this interface. 0 Indicates that a lock control mechanism is not present from this interface. Write operations to the LAR are ignored. 1 Indicates that a lock control mechanism is present from this interface.

3.11.23 Authentication Status register

The AUTHSTATUS register characteristics are:

Purpose Reports the required security level and present status.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in Table 3-79 on page 3-70.

Figure 3-95 shows the bit assignments.




Figure 3-95 AUTHSTATUS register bit assignments

Table 3-102 shows the bit assignments.

Table 3-102 AUTHSTATUS register bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:6]	SNID	Indicates the security level for Secure non-invasive debug: 0b00 Functionality is not implemented or is controlled elsewhere.

Table 3-102 AUTHSTATUS register bit assignments (continued)


Bits	Name	Function
[5:4]	SID	Indicates the security level for Secure invasive debug: 0b00 Functionality is not implemented or is controlled elsewhere.
[3:2]	NSNID	Indicates the security level for Non-secure non-invasive debug: 0b00 Functionality is not implemented or is controlled elsewhere.
[1:0]	NSID	Indicates the security level for Non-secure invasive debug: 0b00 Functionality is not implemented or is controlled elsewhere.

3.11.24 Device Configuration register

The DEVID register characteristics are:

- Purpose** Indicates the capabilities of the component.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-79 on page 3-70](#).

[Figure 3-96](#) shows the bit assignments.


Figure 3-96 DEVID register bit assignments

[Table 3-103](#) shows the DEVID register bit assignments.

Table 3-103 DEVID register bit assignments

Bits	Name	Function
[31:6]	Reserved	-
[5]	RAMCLK	This bit returns 0 on reads to indicate that the ETB RAM operates synchronously to atclk . 0 The ETB RAM operates synchronously to atclk .
[4:0]	EXTMUXNUM	Number of external multiplexing available. Non-zero values indicate the type of ATB multiplexing on the input to the ATB. 0b0000 Only 0x00 is supported, that is, no multiplexing is present. This value helps detect the ATB structure.

3.11.25 Device Type Identifier register

The DEVTYPE register characteristics are:

- Purpose** Provides a debugger with information about the component when the Part Number field is not recognized. The debugger can then report this information.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-79 on page 3-70](#).

[Figure 3-97](#) shows the bit assignments.



Figure 3-97 DEVTYPE register bit assignments

[Table 3-104](#) shows the bit assignments.

Table 3-104 DEVTYPE register bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	SUB	Sub-classification of the type of the debug component as specified in the <i>ARM® CoreSight™ Architecture Specification</i> within the major classification as specified in the MAJOR field. 0b0010 This component is a trace buffer, ETB.
[3:0]	MAJOR	Major classification of the type of the debug component as specified in the <i>ARM® CoreSight™ Architecture Specification</i> for this debug and trace component. 0b0001 This component is a trace sink component.

3.11.26 Peripheral ID4 Register

The PIDR4 characteristics are:

Purpose Part of the set of peripheral identification registers. Contains part of the designer identity and the memory size.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-79 on page 3-70](#).

[Figure 3-98](#) shows the bit assignments.




Figure 3-98 PIDR4 bit assignments

Copyright © 2011-2013, 2015 ARM. All rights reserved.
Non-Confidential

3-92

3.11.27 Peripheral ID0 Register

Purpose	Part of the set of peripheral identification registers. Contains part of the designer-specific part number.
----------------	---

Configurations	This register is available in all configurations.
-----------------------	---

Figure 3-99 shows the bit assignments.



Table 3-106 PIDR0 bit assignments

3.11.28 Peripheral ID1 Register

Purpose	Part of the set of peripheral identification registers. Contains part of the designer-specific part number and part of the designer identity.
----------------	---

Configurations	This register is available in all configurations.
-----------------------	---

Attributes See the register summary in [Table 3-79 on page 3-70](#).

Figure 3-100 shows the bit assignments.




Figure 3-100 PIDR1 bit assignments

Table 3-107 shows the PIDR1 bit assignments.

Table 3-107 PIDR1 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	DES_0	Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the designer of the component. 0b1011 ARM. Bits[3:0] of the JEDEC JEP106 Identity Code.
[3:0]	PART_1	Bits[11:8] of the 12-bit part number of the component. The designer of the component assigns this part number. 0b1001 Indicates bits[11:8] of the part number of the component.

3.11.29 Peripheral ID2 Register

The PIDR2 characteristics are:

Purpose	Part of the set of peripheral identification registers. Contains part of the designer identity and the product revision.
Usage constraints	There are no usage constraints.
Configurations	This register is available in all configurations.
Attributes	See the register summary in Table 3-79 on page 3-70 .

Figure 3-101 shows the bit assignments.




Figure 3-101 PIDR2 bit assignments

Table 3-108 shows the bit assignments.

Table 3-108 PIDR2 bit assignments

Bits	Name	Function
[31:8]	Reserved	-

Table 3-108 PIDR2 bit assignments (continued)

Bits	Name	Function
[7:4]	REVISION	0b0100 This device is at r0p5.
[3]	JEDEC	Always 1. Indicates that the JEDEC-assigned designer ID is used.
[2:0]	DES_1	Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the designer of the component.
		0b011 ARM. Bits[6:4] of the JEDEC JEP106 Identity Code.

3.11.30 Peripheral ID3 Register

The PIDR3 characteristics are:

Purpose	Part of the set of peripheral identification registers. Contains the REVAND and CMOD fields.
----------------	--

Usage constraints There are no usage constraints.

Configurations	This register is available in all configurations.
-----------------------	---

Attributes See the register summary in [Table 3-79 on page 3-70](#).

Figure 3-102 shows the bit assignments.




Figure 3-102 PIDR3 bit assignments

Table 3-109 shows the bit assignments.

Table 3-109 PIDR3 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	REVAND	0b0000 Indicates that there are no errata fixes to this component.
[3:0]	CMOD	Customer Modified. Indicates whether the customer has modified the behavior of the component. In most cases, this field is 0b0000. Customers change this value when they make authorized modifications to this component. 0b0000 Indicates that the customer has not modified this component.

3.11.31 Component ID0 Register

The CIDR0 characteristics are:

Purpose	A component identification register that indicates the presence of identification registers.
----------------	--

Usage constraints There are no usage constraints.

Configurations	This register is available in all configurations.
-----------------------	---

Attributes See the register summary in [Table 3-79](#) on page 3-70.

Figure 3-103 shows the bit assignments.



Figure 3-103 CIDR0 bit assignments

Table 3-110 shows the bit assignments.

Table 3-110 CIDR0 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PRMBL_0	Preamble[0]. Contains bits[7:0] of the component identification code. 0x0D Bits[7:0] of the identification code.

3.11.32 Component ID1 Register

The CIDR1 characteristics are:

- Purpose** A component identification register that indicates the presence of identification registers. This register also indicates the component class.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-79 on page 3-70](#).

Figure 3-104 shows the bit assignments.




Figure 3-104 CIDR1 bit assignments

Table 3-111 shows the bit assignments.

Table 3-111 CIDR1 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	CLASS	Class of the component, for example, whether the component is a ROM table or a generic CoreSight SoC-400 component. Contains bits[15:12] of the component identification code. 0b1001 Indicates that the component is a CoreSight SoC-400 component.
[3:0]	PRMBL_1	Preamble[1]. Contains bits[11:8] of the component identification code. 0b0000 Bits[11:8] of the identification code.

3.11.33 Component ID2 Register

The CIDR2 characteristics are:

Purpose A component identification register that indicates the presence of identification registers.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-79 on page 3-70](#).

[Figure 3-105](#) shows the bit assignments.



Figure 3-105 CIDR2 bit assignments

[Table 3-112](#) shows the bit assignments.

Table 3-112 CIDR2 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PRMBL_2	Preamble[2]. Contains bits[23:16] of the component identification code. 0x05 Bits[23:16] of the identification code.

3.11.34 Component ID3 Register

The CIDR3 characteristics are:

Purpose A component identification register that indicates the presence of identification registers.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-79 on page 3-70](#).

[Figure 3-106](#) shows the bit assignments.




Figure 3-106 CIDR3 bit assignments

Table 3-113 shows the bit assignments.

Table 3-113 CIDR3 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PRMBL_3	Preamble[3]. Contains bits[31:24] of the component identification code. 0xB1 Bits[31:24] of the identification code.

3.12 TPIU register summary

Table 3-114 shows the TPIU registers in offset order from the base memory address.

Table 3-114 TPIU register summary

Offset	Name	Type	Reset	Description
0x000	Supported_Port_Sizes	RO	0x00000001	<i>Supported Port Size register on page 3-100</i>
0x004	Current_port_size	RW	0x00000001	<i>Current Port Size register on page 3-104</i>
0x100	Supported_trigger_modes	RO	0x0000011F	<i>Supported Trigger Modes register on page 3-108</i>
0x104	Trigger_counter_value	RW	0x00000000	<i>Trigger Counter Value register on page 3-109</i>
0x108	Trigger_multiplier	RW	0x00000000	<i>Trigger Multiplier register on page 3-110</i>
0x200	Supported_test_pattern_modes	RO	0x0003000F	<i>Supported Test Patterns/Modes register on page 3-111</i>
0x204	Current_test_pattern_mode	RW	0x00000000	<i>Current Test Pattern/Modes register on page 3-112</i>
0x208	TPRCR	RW	0x00000000	<i>TPIU Test Pattern Repeat Counter Register on page 3-113</i>
0x300	FFSR	RO	0x00000000	<i>Formatter and Flush Status Register on page 3-114</i>
0x304	FFCR	RW	0x00000000	<i>Formatter and Flush Control Register on page 3-115</i>
0x308	FSCR	RW	0x00000040	<i>Formatter Synchronization Counter Register on page 3-117</i>
0x400	EXTCTL_In_Port	RO	0x00000000	<i>TPIU EXCTL In Port register on page 3-118</i>
0x404	EXTCTL_Out_Port	RW	0x00000000	<i>TPIU EXCTL Out Port register on page 3-119</i>
0xEE4	ITTRFLINACK	WO	0x00000000	<i>Integration Test Trigger In and Flush In Acknowledge register on page 3-119</i>
0xEE8	ITTRFLIN	RO	0x00000000	<i>Integration Test Trigger In and Flush In register on page 3-120</i>
0xEEC	ITATBDATA0	RO	0x00000000	<i>Integration Test ATB Data register 0 on page 3-121</i>
0xEF0	ITATBCTR2	WO	0x00000000	<i>Integration Test ATB Control Register 2 on page 3-122</i>
0xEF4	ITATBCTR1	RO	0x00000000	<i>Integration Test ATB Control Register 1 on page 3-122</i>
0xEF8	ITATBCTR0	RO	0x00000000	<i>Integration Test ATB Control Register 0 on page 3-123</i>
0xF00	ITCTRL	RW	0x00000000	<i>Integration Mode Control register on page 3-124</i>
0xFA0	CLAIMSET	RW	0x0000000F	<i>Claim Tag Set register on page 3-125</i>
0xFA4	CLAIMCLR	RW	0x00000000	<i>Claim Tag Clear register on page 3-125</i>
0xFB0	LAR	WO	0x00000000	<i>Lock Access Register on page 3-126</i>
0xFB4	LSR	RO	0x00000003	<i>Lock Status Register on page 3-126</i>
0xFB8	AUTHSTATUS	RO	0x00000000	<i>Authentication Status register on page 3-127</i>
0xFC8	DEVID	RO	0x000000A0	<i>Device Configuration register on page 3-128</i>
0xFCC	DEVTYPE	RO	0x00000011	<i>Device Type Identifier register on page 3-129</i>
0xFD0	PIDR4	RO	0x00000004	<i>Peripheral ID4 Register on page 3-130</i>
0xFD4	-	-	-	Reserved
0xFD8	-	-	-	Reserved

Table 3-114 TPIU register summary (continued)

Offset	Name	Type	Reset	Description
0xFDC	-	-	-	Reserved
0xFE0	PIDR0	RO	0x00000012	Peripheral ID0 Register on page 3-130
0xFE4	PIDR1	RO	0x000000B9	Peripheral ID1 Register on page 3-131
0xFE8	PIDR2	RO	0x0000004B	Peripheral ID2 Register on page 3-131
0xFEC	PIDR3	RO	0x00000000	Peripheral ID3 Register on page 3-132
0xFF0	CIDR0	RO	0x0000000D	Component ID0 Register on page 3-133
0xFF4	CIDR1	RO	0x00000090	Component ID1 Register on page 3-133
0xFF8	CIDR2	RO	0x00000005	Component ID2 Register on page 3-134
0xFFC	CIDR3	RO	0x000000B1	Component ID3 Register on page 3-134

3.13 TPIU register descriptions

This section describes the TPIU registers. [Table 3-114 on page 3-98](#) provides cross-references to individual registers.

3.13.1 Supported Port Size register

The Supported_Port_Sizes register characteristics are:

Purpose	<p>Each bit location is a single port size that is supported on the device, that is, 32-1 in bit locations [31:0]. When the bit is set then that port size is permitted. By default the RTL is designed to support all port sizes, set to 0xFFFFFFFF.</p> <p>The value returned by this register is controlled by the input tie-off tpmaxdatasize. The external tie-off, tpmaxdatasize, must be set during finalization of the ASIC to reflect the actual number of tracedata signals being wired to physical pins. This is to ensure that tools do not attempt to select a port width that cannot be captured by an attached TPA.</p> <p>The value on tpmaxdatasize causes bits within the Supported Port Size register that represent wider widths to be clear, that is, unsupported.</p>
Usage constraints	There are no usage constraints.
Configurations	This register is available in all configurations.
Attributes	See the register summary in Table 3-114 on page 3-98 .

[Figure 3-107 on page 3-101](#) shows the bit assignments.




Figure 3-107 Supported_Port_Sizes register bit assignments

Table 3-115 shows the bit assignments.

Table 3-115 Supported_Port_Sizes register bit assignments

Bits	Name	Function
[31]	PORT_SIZE_32	Indicates whether the TPIU supports port size of 32-bit. <div> <div>0</div> <div>Port size is not supported.</div> </div> <div> <div>1</div> <div>Port size is supported.</div> </div>
[30]	PORT_SIZE_31	Indicates whether the TPIU supports port size of 31-bit. <div> <div>0</div> <div>Port size is not supported.</div> </div> <div> <div>1</div> <div>Port size is supported.</div> </div>
[29]	PORT_SIZE_30	Indicates whether the TPIU supports port size of 30-bit. <div> <div>0</div> <div>Port size is not supported.</div> </div> <div> <div>1</div> <div>Port size is supported.</div> </div>

Table 3-115 Supported_Port_Sizes register bit assignments (continued)

Bits	Name	Function
[28]	PORT_SIZE_29	Indicates whether the TPIU supports port size of 29-bit. 0 Port size is not supported. 1 Port size is supported.
[27]	PORT_SIZE_28	Indicates whether the TPIU supports port size of 28-bit. 0 Port size is not supported. 1 Port size is supported.
[26]	PORT_SIZE_27	Indicates whether the TPIU supports port size of 27-bit. 0 Port size is not supported. 1 Port size is supported.
[25]	PORT_SIZE_26	Indicates whether the TPIU supports port size of 26-bit. 0 Port size is not supported. 1 Port size is supported.
[24]	PORT_SIZE_25	Indicates whether the TPIU supports port size of 25-bit. 0 Port size is not supported. 1 Port size is supported.
[23]	PORT_SIZE_24	Indicates whether the TPIU supports port size of 24-bit. 0 Port size is not supported. 1 Port size is supported.
[22]	PORT_SIZE_23	Indicates whether the TPIU supports port size of 23-bit. 0 Port size is not supported. 1 Port size is supported.
[21]	PORT_SIZE_22	Indicates whether the TPIU supports port size of 22-bit. 0 Port size is not supported. 1 Port size is supported.
[20]	PORT_SIZE_21	Indicates whether the TPIU supports port size of 21-bit. 0 Port size is not supported. 1 Port size is supported.
[19]	PORT_SIZE_20	Indicates whether the TPIU supports port size of 20-bit. 0 Port size is not supported. 1 Port size is supported.
[18]	PORT_SIZE_19	Indicates whether the TPIU supports port size of 19-bit. 0 Port size is not supported. 1 Port size is supported.
[17]	PORT_SIZE_18	Indicates whether the TPIU supports port size of 18-bit. 0 Port size is not supported. 1 Port size is supported.
[16]	PORT_SIZE_17	Indicates whether the TPIU supports port size of 17-bit. 0 Port size is not supported. 1 Port size is supported.

Table 3-115 Supported_Port_Sizes register bit assignments (continued)

Bits	Name	Function
[15]	PORT_SIZE_16	Indicates whether the TPIU supports port size of 16-bit. 0 Port size is not supported. 1 Port size is supported.
[14]	PORT_SIZE_15	Indicates whether the TPIU supports port size of 15-bit. 0 Port size is not supported. 1 Port size is supported.
[13]	PORT_SIZE_14	Indicates whether the TPIU supports port size of 14-bit. 0 Port size is not supported. 1 Port size is supported.
[12]	PORT_SIZE_13	Indicates whether the TPIU supports port size of 13-bit. 0 Port size is not supported. 1 Port size is supported.
[11]	PORT_SIZE_12	Indicates whether the TPIU supports port size of 12-bit. 0 Port size is not supported. 1 Port size is supported.
[10]	PORT_SIZE_11	Indicates whether the TPIU supports port size of 11-bit. 0 Port size is not supported. 1 Port size is supported.
[9]	PORT_SIZE_10	Indicates whether the TPIU supports port size of 10-bit. 0 Port size is not supported. 1 Port size is supported.
[8]	PORT_SIZE_9	Indicates whether the TPIU supports port size of 9-bit. 0 Port size is not supported. 1 Port size is supported.
[7]	PORT_SIZE_8	Indicates whether the TPIU supports port size of 8-bit. 0 Port size is not supported. 1 Port size is supported.
[6]	PORT_SIZE_7	Indicates whether the TPIU supports port size of 7-bit. 0 Port size is not supported. 1 Port size is supported.
[5]	PORT_SIZE_6	Indicates whether the TPIU supports port size of 6-bit. 0 Port size is not supported. 1 Port size is supported.
[4]	PORT_SIZE_5	Indicates whether the TPIU supports port size of 5-bit. 0 Port size is not supported. 1 Port size is supported.
[3]	PORT_SIZE_4	Indicates whether the TPIU supports port size of 4-bit. 0 Port size is not supported. 1 Port size is supported.

Table 3-115 Supported_Port_Sizes register bit assignments (continued)

Bits	Name	Function
[2]	PORT_SIZE_3	Indicates whether the TPIU supports port size of 3-bit. 0 Port size is not supported. 1 Port size is supported.
[1]	PORT_SIZE_2	Indicates whether the TPIU supports port size of 2-bit. 0 Port size is not supported. 1 Port size is supported.
[0]	PORT_SIZE_1	Indicates whether the TPIU supports port size of 1-bit. 0 Port size is not supported. 1 Port size is supported.

3.13.2 Current Port Size register

The Current_port_size register characteristics are:

Purpose Has the same format as the Supported Port Sizes register but only one bit is set, and all others must be 0. Writing values with more than one bit set or setting a bit that is not indicated as supported is not supported and causes UNPREDICTABLE behavior. On reset, this defaults to the smallest possible port size, 1 bit, that is, 0x00000001.

Note

Do not modify the value while the Trace Port is still active, or without correctly stopping the formatter. See [Formatter and Flush Control Register on page 3-115](#). This can result in data not being aligned to the port width. For example, data on an 8-bit trace port might not be byte aligned.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-114 on page 3-98](#).

[Figure 3-108 on page 3-105](#) shows the bit assignments.




Figure 3-108 Current_port_size register bit assignments

Table 3-116 shows the bit assignments.

Table 3-116 Current_port_size register bit assignments

Bits	Name	Function
[31]	PORT_SIZE_32	Indicates whether the current port size of the TPIU is 32-bit. 0 Current port size is not 32. 1 Current port size is 32.
[30]	PORT_SIZE_31	Indicates whether the current port size of the TPIU is 31-bit. 0 Current port size is not 31. 1 Current port size is 31.
[29]	PORT_SIZE_30	Indicates whether the current port size of the TPIU is 30-bit. 0 Current port size is not 30. 1 Current port size is 30.

Table 3-116 Current_port_size register bit assignments (continued)

Bits	Name	Function
[28]	PORT_SIZE_29	Indicates whether the current port size of the TPIU is 29-bit.
		0 Current port size is not 29.
		1 Current port size is 29.
[27]	PORT_SIZE_28	Indicates whether the current port size of the TPIU is 28-bit.
		0 Current port size is not 28.
		1 Current port size is 28.
[26]	PORT_SIZE_27	Indicates whether the current port size of the TPIU is 27-bit.
		0 Current port size is not 27.
		1 Current port size is 27.
[25]	PORT_SIZE_26	Indicates whether the current port size of the TPIU is 26-bit.
		0 Current port size is not 26.
		1 Current port size is 26.
[24]	PORT_SIZE_25	Indicates whether the current port size of the TPIU is 25-bit.
		0 Current port size is not 25.
		1 Current port size is 25.
[23]	PORT_SIZE_24	Indicates whether the current port size of the TPIU is 24-bit.
		0 Current port size is not 24.
		1 Current port size is 24.
[22]	PORT_SIZE_23	Indicates whether the current port size of the TPIU is 23-bit.
		0 Current port size is not 23.
		1 Current port size is 23.
[21]	PORT_SIZE_22	Indicates whether the current port size of the TPIU is 22-bit.
		0 Current port size is not 22.
		1 Current port size is 22.
[20]	PORT_SIZE_21	Indicates whether the current port size of the TPIU is 21-bit.
		0 Current port size is not 21.
		1 Current port size is 21.
[19]	PORT_SIZE_20	Indicates whether the current port size of the TPIU is 20-bit.
		0 Current port size is not 20.
		1 Current port size is 20.
[18]	PORT_SIZE_19	Indicates whether the current port size of the TPIU is 19-bit.
		0 Current port size is not 19.
		1 Current port size is 19.
[17]	PORT_SIZE_18	Indicates whether the current port size of the TPIU is 18-bit.
		0 Current port size is not 18.
		1 Current port size is 18.
[16]	PORT_SIZE_17	Indicates whether the current port size of the TPIU is 17-bit.
		0 Current port size is not 17.
		1 Current port size is 17.

Table 3-116 Current_port_size register bit assignments (continued)

Bits	Name	Function
[15]	PORT_SIZE_16	Indicates whether the current port size of the TPIU is 16-bit.
		0 Current port size is not 16.
		1 Current port size is 16.
[14]	PORT_SIZE_15	Indicates whether the current port size of the TPIU is 15-bit.
		0 Current port size is not 15.
		1 Current port size is 15.
[13]	PORT_SIZE_14	Indicates whether the current port size of the TPIU is 14-bit.
		0 Current port size is not 14.
		1 Current port size is 14.
[12]	PORT_SIZE_13	Indicates whether the current port size of the TPIU is 13-bit.
		0 Current port size is not 13.
		1 Current port size is 13.
[11]	PORT_SIZE_12	Indicates whether the current port size of the TPIU is 12-bit.
		0 Current port size is not 12.
		1 Current port size is 12.
[10]	PORT_SIZE_11	Indicates whether the current port size of the TPIU is 11-bit.
		0 Current port size is not 11.
		1 Current port size is 11.
[9]	PORT_SIZE_10	Indicates whether the current port size of the TPIU is 10-bit.
		0 Current port size is not 10.
		1 Current port size is 10.
[8]	PORT_SIZE_9	Indicates whether the current port size of the TPIU is 9-bit.
		0 Current Port size is not 9.
		1 Current Port size is 9.
[7]	PORT_SIZE_8	Indicates whether the current port size of the TPIU is 8-bit.
		0 Current port size is not 8.
		1 Current port size is 8.
[6]	PORT_SIZE_7	Indicates whether the current port size of the TPIU is 7-bit.
		0 Current port size is not 7.
		1 Current port size is 7.
[5]	PORT_SIZE_6	Indicates whether the current port size of the TPIU is 6-bit.
		0 Current port size is not 6.
		1 Current port size is 6.
[4]	PORT_SIZE_5	Indicates whether the current port size of the TPIU is 5-bit.
		0 Current port size is not 5.
		1 Current port size is 5.
[3]	PORT_SIZE_4	Indicates whether the current port size of the TPIU is 4-bit.
		0 Current port size is not 4.
		1 Current port size is 4.

Table 3-116 Current_port_size register bit assignments (continued)

Bits	Name	Function
[2]	PORT_SIZE_3	Indicates whether the current port size of the TPIU is 3-bit. 0 Current port size is not 3. 1 Current port size is 3.
[1]	PORT_SIZE_2	Indicates whether the current port size of the TPIU is 2-bit. 0 Current port size is not 2. 1 Current port size is 2.
[0]	PORT_SIZE_1	Indicates whether the current port size of the TPIU is 1-bit. 0 Current port size is not 1. 1 Current port size is 1.

3.13.3 Supported Trigger Modes register

The Supported trigger modes register characteristics are:

Purpose	Indicates the implemented trigger counter multipliers and other supported features of the trigger system.
----------------	---

Usage constraints There are no usage constraints.

Configurations	This register is available in all configurations.
-----------------------	---

Attributes See the register summary in [Table 3-114 on page 3-98](#).

Figure 3-109 shows the bit assignments.




Figure 3-109 Supported_trigger_modes register bit assignments

Table 3-117 shows the bit assignments.

Table 3-117 Supported_trigger_modes register bit assignments

Bits	Name	Function
[31:18]	Reserved	-
[17]	TrgRun	A trigger has occurred but the counter is not at 0. 0 Either a trigger has not occurred or the counter is at 0. 1 A trigger has occurred but the counter is not at 0.
[16]	TRIGGERED	A trigger has occurred and the counter has reached 0. 0 Trigger has not occurred. 1 Trigger has occurred.
[15:9]	Reserved	-
[8]	TCOUNT8	Indicates whether an 8-bit wide counter register is implemented. 1 8-bit wide counter register is implemented.
[7:5]	Reserved	-
[4]	MULT64K	Indicates whether multiplying the trigger counter by 65536 is supported. 1 Multiplying the trigger counter by 65536 supported.
[3]	MULT256	Indicates whether multiplying the trigger counter by 256 is supported. 1 Multiplying the trigger counter by 256 supported.
[2]	MULT16	Indicates whether multiplying the trigger counter by 16 is supported. 1 Multiplying the trigger counter by 16 supported.
[1]	MULT4	Indicates whether multiplying the trigger counter by 4 is supported. 1 Multiplying the trigger counter by 4 supported.
[0]	MULT2	Indicates whether multiplying the trigger counter by 2 is supported. 1 Multiplying the trigger counter by 2 supported.

3.13.4 Trigger Counter Value register

The Trigger_counter_value register characteristics are:

Purpose	Enables delaying the indication of triggers to any external connected trace capture or storage devices. This counter is only eight bits wide and is intended to be used only with the counter multipliers in the Trigger Multiplier register, 0x108. When a trigger is started, this value, in combination with the multiplier, is the number of words before the trigger is indicated. When the trigger counter reaches 0, the value written here is reloaded. Writing to this register causes the trigger counter value to reset but does not reset any values on the multiplier. Reading this register returns the preset value, not the current count.
Usage constraints	There are no usage constraints.
Configurations	This register is available in all configurations.
Attributes	See the register summary in Table 3-114 on page 3-98 .

[Figure 3-110 on page 3-110](#) shows the bit assignments.

Figure 3-111 Trigger multiplier register bit assignments

Table 3-119 shows the Trigger_multiplier register bit assignments.

Table 3-119 Trigger_multiplier register bit assignments

Bits	Name	Function
[31:5]	Reserved	-
[4]	MULT64K	Multiply the Trigger Counter by 65536 (2^{16}). 0 Multiplier disabled. 1 Multiplier enabled.
[3]	MULT256	Multiply the Trigger Counter by 256 (2^8). 0 Multiplier disabled. 1 Multiplier enabled.
[2]	MULT16	Multiply the Trigger Counter by 16 (2^4). 0 Multiplier disabled. 1 Multiplier enabled.
[1]	MULT4	Multiply the Trigger Counter by 4 (2^2). 0 Multiplier disabled. 1 Multiplier enabled.
[0]	MULT2	Multiply the Trigger Counter by 2 (2^1). 0 Multiplier disabled. 1 Multiplier enabled.

3.13.6 Supported Test Patterns/Modes register

The Supported_test_pattern_modes register characteristics are:

Purpose Provides a set of known bit sequences or patterns that can be output over the trace port and can be detected by the TPA or other associated trace capture device.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in Table 3-114 on page 3-98.

Figure 3-112 shows the bit assignments.




Figure 3-112 Supported_test_pattern_modes register bit assignments

Table 3-120 shows the bit assignments.

Table 3-120 Supported_test_pattern_modes register bit assignments

Bits	Name	Function
[31:18]	Reserved	-
[17]	PCONTEN	Indicates whether continuous mode is supported. 1 Mode supported.
[16]	PTIMEEN	Indicates whether timed mode is supported. 1 Mode supported.
[15:4]	Reserved	-
[3]	PATF0	Indicates whether the FF/00 pattern is supported as output over the trace port. 1 Pattern supported.
[2]	PATA5	Indicates whether the AA/55 pattern is supported as output over the trace port. 1 Pattern supported.
[1]	PATW0	Indicates whether the walking 0s pattern is supported as output over the trace port. 1 Pattern supported.
[0]	PATW1	Indicates whether the walking 1s pattern is supported as output over the trace port. 1 Pattern supported.

3.13.7 Current Test Pattern/Modes register

The Current_test_pattern_mode register characteristics are:

Purpose Indicates the current test pattern or mode selected. Only one of the modes can be set, using bits[17:16], but a multiple number of bits for the patterns can be set using bits[3:0]. When timed mode is selected, after the allotted number of cycles is reached, the mode automatically switches to off mode. On reset, this register is set to 18'h00000 that indicates the off mode with no selected patterns.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in Table 3-114 on page 3-98.

Figure 3-113 shows the bit assignments.




Figure 3-113 Current_test_pattern_mode register bit assignments

Table 3-121 shows the bit assignments.

Table 3-121 Current_test_pattern_mode register bit assignments

Bits	Name	Function
[31:18]	Reserved	-
[17]	PCONTEN	Indicates whether Continuous Mode is enabled. 0 Mode disabled. 1 Mode enabled.
[16]	PTIMEEN	Indicates whether Timed Mode is enabled. 0 Mode disabled. 1 Mode enabled.
[15:4]	Reserved	-
[3]	PATF0	Indicates whether the FF/00 pattern is enabled as output over the Trace Port. 0 Pattern disabled. 1 Pattern enabled.
[2]	PATA5	Indicates whether the AA/55 pattern is enabled as output over the Trace Port. 0 Pattern disabled. 1 Pattern enabled.
[1]	PATW0	Indicates whether the walking 0s pattern is enabled as output over the Trace Port. 0 Pattern disabled. 1 Pattern enabled.
[0]	PATW1	Indicates whether the walking 1s pattern is enabled as output over the Trace Port. 0 Pattern disabled. 1 Pattern enabled.

3.13.8 TPIU Test Pattern Repeat Counter Register

The TPRCR characteristics are:

Purpose An 8-bit counter start value that is decremented. A write sets the initial counter value and a read returns the programmed value. On reset this value is set to 0.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-114 on page 3-98](#).

[Figure 3-114](#) shows the bit assignments.



Figure 3-114 TPRCR bit assignments

Table 3-122 shows the bit assignments.

Table 3-122 TPRCR bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PATTCOUNT	8-bit counter value to indicate the number of traceclk cycles for which a pattern runs before it switches to the next pattern. The default value is 0.

3.13.9 Formatter and Flush Status Register

The FFSR characteristics are:

Purpose Indicates the current status of the formatter and flush features available in the TPIU.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in Table 3-114 on page 3-98.

Figure 3-115 shows the bit assignments.




Figure 3-115 FFSR bit assignments

Table 3-123 shows the bit assignments.

Table 3-123 FFSR bit assignments

Bits	Name	Function
[31:3]	Reserved	-
[2]	TCRPresent	Indicates whether the TRACECTL pin is available for use. 0 TRACECTL pin not present. 1 TRACECTL pin present.
[1]	FtStopped	The formatter has received a stop request signal and all trace data and post-amble is sent. Any additional trace data on the ATB interface is ignored and atready s goes HIGH. 0 Formatter has not stopped. 1 Formatter has stopped.
[0]	FInProg	Flush in progress. 0 afvalids is LOW. 1 afvalids is HIGH.

3.13.10 Formatter and Flush Control Register

The FFCR characteristics are:

Purpose

Controls the generation of stop, trigger, and flush events. To disable formatting and put the formatter into bypass mode, bits[1:0] must be 0. Setting both bits is the same as setting bit[1]. All three flush-generating conditions can be enabled together. However, if a second or third flush event is generated from another condition then the current flush completes before the next flush is serviced.

Flush from **flushin** takes priority over flush from trigger, which in turn completes before a manually-activated flush. All trigger indication conditions can be enabled simultaneously although this can cause the appearance of multiple triggers if flush using trigger is also enabled. Both Stop On settings can be enabled although if Flush on Trigger is set up, none of the flushed data is stored. When the system stops, it returns **atreadys** and does not store the accepted data packets. This is to avoid stalling of any other devices that are connected to a trace replicator. If an event in the FFCR is required, it must be enabled before the originating event starts. Because requests from flushes and triggers can originate in an asynchronous clock domain, the exact time the component acts on the request cannot be determined during control configuration. To perform a stop on flush completion through a manually generated flush request, two write operations to the register are required:

- One to enable the stop event, if it is not already enabled
- One to generate the manual flush.

———— Note ————

ARM recommends that you change the trace port width without enabling continuous mode. Enabling continuous mode causes data to be sent from the trace port and modifying the port size can result in data not being aligned for power 2 port widths.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-114 on page 3-98](#).

[Figure 3-116 on page 3-116](#) shows the bit assignments.




Figure 3-116 FFCR bit assignments

Table 3-124 shows the bit assignments.

Table 3-124 FFCR bit assignments

Bits	Name	Function
[31:14]	Reserved	-
[13]	StopTrig	Stops the formatter after a trigger event is observed. Reset to disabled or 0. 0 Disable stopping the formatter after a trigger event is observed. 1 Enable stopping the formatter after a trigger event is observed.
[12]	StopFl	Forces the FIFO to drain off any part-completed packets. The reset value is 0. 0 Disable stopping the formatter on return of afreadys . 1 Enable stopping the formatter on return of afreadys .
[11]	Reserved	-
[10]	TrigFl	Indicates a trigger when flush completion on afreadys is returned. 0 Disable trigger indication on return of afreadys . 1 Enable trigger indication on return of afreadys .
[9]	TrigEvt	Indicates a trigger on a trigger event. 0 Disable trigger indication on a trigger event. 1 Enable trigger indication on a trigger event.
[8]	TrigIn	Indicates a trigger when trigin is asserted. 0 Disable trigger indication when trigin is asserted. 1 Enable trigger indication when trigin is asserted.
[7]	Reserved	-
[6]	FOnMan_W	Generates a flush. This bit is set to 1 when the flush has been serviced. The reset value is 0. 0 Manual flush is not initiated. 1 Manual flush is initiated.

Table 3-124 FFCR bit assignments (continued)

Bits	Name	Function
[6]	FOnMan_R	Generates a flush. This bit is set to 0 when this flush is serviced. The reset value is 0. 0 Manual flush is not initiated. 1 Manual flush is initiated.
[5]	FOnTrig	Initiates a manual flush of data in the system when a trigger event occurs. The reset value is 0. A trigger event occurs when the trigger counter reaches 0, or, if the trigger counter is 0, when trigin is HIGH. 0 Disable generation of flush when a Trigger Event occurs. 1 Enable generation of flush when a Trigger Event occurs.
[4]	FOnFlIn	Enables the use of the flushin connection. The reset value is 0. 0 Disable generation of flush using the flushin interface. 1 Enable generation of flush using the flushin interface.
[3:2]	Reserved	-
[1]	EnFCont	Is embedded in trigger packets and indicates that no cycle is using sync packets. The reset value is 0. ———— Note ———— This bit can only be changed when FtStopped is HIGH. 0 Continuous formatting disabled. 1 Continuous formatting enabled.
[0]	EnFTC	Do not embed triggers into the formatted stream. Trace disable cycles and triggers are indicated by tracectl , where present. The reset value is 0. ———— Note ———— This bit can only be changed when FtStopped is HIGH. 0 Formatting disabled. 1 Formatting enabled.

3.13.11 Formatter Synchronization Counter Register

The FSCR characteristics are:

Purpose	Enables effective use on different sized TPAs without wasting large amounts of the storage capacity of the capture device. This counter contains the number of formatter frames because the last synchronization packet of 128 bits. It is a 12-bit counter with a maximum count value of 4096. This equates to synchronization every 65536 bytes, that is, 4096 packets x 16 bytes per packet. The default is set up for a synchronization packet every 1024 bytes, that is, every 64 formatter frames. If the formatter is configured for continuous mode, full and half-word sync frames are inserted during normal operation. Under these circumstances, the count value is the maximum number of complete frames between full synchronization packets.
----------------	---

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-114 on page 3-98](#).

[Figure 3-117](#) shows the bit assignments.




Figure 3-117 FSCR bit assignments

[Table 3-125](#) shows the bit assignments.

Table 3-125 FSCR bit assignments

Bits	Name	Function
[31:12]	Reserved	-
[11:0]	CycCount	12-bit counter value. Indicates the number of complete frames between full synchronization packets. The default value is 0x40.

3.13.12 TPIU EXCTL In Port register

The EXTCTL_In_Port register characteristics are:

Purpose Two ports can be used as a control and feedback mechanism for any serializers, pin sharing multiplexers, or other solutions that might be added to the trace output pins either for pin control or a high speed trace port solution. These ports are raw register banks that sample or export the corresponding external pins. The output register bank is set to all 0s on reset. The input registers sample the incoming signals and are therefore UNDEFINED.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-114 on page 3-98](#).

[Figure 3-118](#) shows the bit assignments.




Figure 3-118 EXTCTL_In_Port register bit assignments

[Table 3-126](#) shows the bit assignments.

Table 3-126 EXTCTL_In_Port register bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	EXTCTLIN	EXTCTL inputs.



Figure 3-119 EXTCTL Out Port register bit assignments

Table 3-128 shows the bit assignments.

Table 3-128 ITTRFLINACK register bit assignments

Bits	Name	Function
[31:2]	Reserved	-
[1]	FLUSHINACK	Sets the value of flushinack . <div> <div>0</div> <div>Sets the value of flushinack to 0.</div> </div> <div> <div>1</div> <div>Sets the value of flushinack to 1.</div> </div>
[0]	TRIGINACK	Sets the value of triginack . <div> <div>0</div> <div>Sets the value of triginack to 0.</div> </div> <div> <div>1</div> <div>Sets the value of triginack to 1.</div> </div>

3.13.15 Integration Test Trigger In and Flush In register

The ITTRFLIN register characteristics are:

- Purpose** Contains the values of the **flushin** and **trigin** inputs to the TPIU.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in Table 3-114 on page 3-98.

Figure 3-121 shows the bit assignments.




Figure 3-121 ITTRFLIN register bit assignments

Table 3-129 shows the bit assignments.

Table 3-129 ITTRFLIN register bit assignments

Bits	Name	Function
[31:2]	Reserved	-
[1]	FLUSHIN	Reads the value of flushin . <div> <div>0</div> <div>flushin is LOW.</div> </div> <div> <div>1</div> <div>flushin is HIGH.</div> </div>
[0]	TRIGIN	Reads the value of trigin . <div> <div>0</div> <div>trigin is LOW.</div> </div> <div> <div>1</div> <div>trigin is HIGH.</div> </div>

3.13.16 Integration Test ATB Data register 0

The ITATBDATA0 register characteristics are:

- Purpose** Contains the value of the **atdatas** inputs to the TPIU. The values are valid only when **atvalids** is HIGH.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-114 on page 3-98](#).

[Figure 3-122](#) shows the bit assignments.




Figure 3-122 ITATBDATA0 register bit assignments

[Table 3-130](#) shows the bit assignments.

Table 3-130 ITATBDATA0 register bit assignments

Bits	Name	Function
[31:5]	Reserved	-
[4]	ATDATA_31	Reads the value of atdatas [31]. 1 atdatas [31] is 1. 0 atdatas [31] is 0.
[3]	ATDATA_23	Reads the value of atdatas [23]. 1 atdatas [23] is 1. 0 atdatas [23] is 0.
[2]	ATDATA_15	Reads the value of atdatas [15]. 1 atdatas [15] is 1. 0 atdatas [15] is 0.
[1]	ATDATA_7	Reads the value of atdatas [7]. 1 atdatas [7] is 1. 0 atdatas [7] is 0.
[0]	ATDATA_0	Reads the value of atdatas [0]. 1 atdatas [0] is 1. 0 atdatas [0] is 0.

3.13.17 Integration Test ATB Control Register 2

The ITATBCTR2 characteristics are:

- Purpose** Enables control of the **atready** and **afvalids** outputs of the TPIU.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-114 on page 3-98](#).

[Figure 3-123](#) shows the bit assignments.




Figure 3-123 ITATBCTR2 bit assignments

[Table 3-131](#) shows the bit assignments.

Table 3-131 ITATBCTR2 bit assignments

Bits	Name	Function
[31:2]	Reserved	-
[1]	AFVALID	Sets the value of afvalid . 0 Sets the value of afvalid to 0. 1 Sets the value of afvalid to 1.
[0]	ATREADY	Sets the value of atready . 0 Sets the value of atready to 0. 1 Sets the value of atready to 1.

3.13.18 Integration Test ATB Control Register 1

The ITATBCTR1 characteristics are:

- Purpose** Contains the value of the **atids** input to the TPIU. This is only valid when **atvalids** is HIGH.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-114 on page 3-98](#).

[Figure 3-124](#) shows the bit assignments.




Figure 3-124 ITATBCTR1 bit assignments

Table 3-132 shows the bit assignments.

Table 3-132 ITATBCTR1 bit assignments

Bits	Name	Function
[31:7]	Reserved	-
[6:0]	ATID	Reads the value of atids .

3.13.19 Integration Test ATB Control Register 0

The ITATBCTR0 characteristics are:

- Purpose** Captures the values of the **atvalids**, **afreadys**, and **atbytess** inputs to the TPIU. To ensure the integration registers work correctly in a system, the value of **atbytess** is only valid when **atvalids**, bit[0], is HIGH.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in Table 3-114 on page 3-98.

Figure 3-125 shows the bit assignments.




Figure 3-125 ITATBCTR0 bit assignments

Table 3-133 shows the bit assignments.

Table 3-133 ITATBCTR0 bit assignments

Bits	Name	Function
[31:10]	Reserved	-
[9:8]	ATBYTES	Reads the value of atbytess .
[7:2]	Reserved	-
[1]	AFREADY	Reads the value of afreadys . 0 afreadys is 0. 1 afreadys is 1.
[0]	ATVALID	Reads the value of atvalids . 0 atvalids is 0. 1 atvalids is 1.

3.13.20 Integration Mode Control register

The ITCTRL register characteristics are:

Purpose

Enables topology detection. See the *ARM® CoreSight™ Architecture Specification*.

This register enables the component to switch from a functional mode, the default behavior, to integration mode where the inputs and outputs of the component can be directly controlled for integration testing and topology detection.

Note

When a device is in integration mode, the intended functionality might not be available.

After performing integration or topology detection, you must reset the system to ensure correct behavior of CoreSight and other connected system components that the integration or topology detection can affect.

The registers in the TPIU enable the system to set the **flushinack** and **triginack** output pins. The **flushin** and **trigin** inputs to the TPIU can also be read. The other Integration Test registers are for testing the integration of the ATB slave interface on the TPIU.

Usage constraints

There are no usage constraints.

Configurations

This register is available in all configurations.

Attributes

See the register summary in [Table 3-114 on page 3-98](#).

[Figure 3-126](#) shows the bit assignments.




Figure 3-126 ITCTRL register bit assignments

[Table 3-134](#) shows the bit assignments.

Table 3-134 ITCTRL register bit assignments

Bits	Name	Function
[31:1]	Reserved	-
[0]	IME	Integration Mode Enable.
		0 Disable integration mode.
		1 Enable integration mode.

3.13.21 Claim Tag Set register

The CLAIMSET register characteristics are:

Purpose Software can use the claim tag to coordinate application and debugger access to trace unit functionality. The claim tags have no effect on the operation of the component. The CLAIMSET register sets bits in the claim tag, and determines the number of claim bits implemented.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-114 on page 3-98](#).

[Figure 3-127](#) shows the bit assignments.



Figure 3-127 CLAIMSET register bit assignments

[Table 3-135](#) shows the bit assignments.

Table 3-135 CLAIMSET register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	SET	On reads, for each bit: 1 Claim tag bit is implemented On writes, for each bit: 0 Has no effect. 1 Sets the relevant bit of the claim tag.

3.13.22 Claim Tag Clear register

The CLAIMCLR register characteristics are:

Purpose Software can use the claim tag to coordinate application and debugger access to trace unit functionality. The claim tags have no effect on the operation of the component. The CLAIMCLR register sets the bits in the claim tag to 0 and determines the current value of the claim tag.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-114 on page 3-98](#).

[Figure 3-128](#) shows the bit assignments.




Figure 3-128 CLAIMCLR register bit assignments

Table 3-136 shows the bit assignments.

Table 3-136 CLAIMCLR register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	CLR	On reads, for each bit: 0 Claim tag bit is not set. 1 Claim tag bit is set. On writes, for each bit: 0 Has no effect. 1 Clears the relevant bit of the claim tag.

3.13.23 Lock Access Register

The LAR characteristics are:

Purpose	Controls write access from self-hosted, on-chip accesses. The LAR does not affect the accesses using the external debugger interface.
Usage constraints	There are no usage constraints.
Configurations	This register is available in all configurations.
Attributes	See the register summary in Table 3-114 on page 3-98 .

Figure 3-129 shows the bit assignments.




Figure 3-129 LAR bit assignments

Table 3-137 shows the bit assignments.

Table 3-137 LAR bit assignments

Bits	Name	Function
[31:0]	KEY	Software lock key value. 0xC5ACCE55 Clear the software lock. All other write values set the software lock.

3.13.24 Lock Status Register

The LSR characteristics are:

Purpose	Indicates the status of the lock control mechanism. This lock prevents accidental writes. When locked, write accesses are denied for all registers except for the LAR. The lock registers do not affect accesses from the external debug interface. This register reads as 0 when accessed from the external debug interface.
Usage constraints	There are no usage constraints.

- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-114 on page 3-98](#).

[Figure 3-130](#) shows the bit assignments.




Figure 3-130 LSR bit assignments

[Table 3-138](#) shows the bit assignments.

Table 3-138 LSR bit assignments

Bits	Name	Function
[31:3]	Reserved	-
[2]	nTT	Register size indicator. Always 0. Indicates that the LAR is implemented as 32-bit.
[1]	SLK	Software Lock Status. Returns the present lock status of the device, from the current interface. 0 Indicates that write operations are permitted from this interface. 1 Indicates that write operations are not permitted from this interface. Read operations are permitted.
[0]	SLI	Software Lock Implemented. Indicates that a lock control mechanism is present from this interface. 0 Indicates that a lock control mechanism is not present from this interface. Write operations to the LAR are ignored. 1 Indicates that a lock control mechanism is present from this interface.

3.13.25 Authentication Status register

The AUTHSTATUS register characteristics are:

- Purpose** Reports the required security level and present status.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-114 on page 3-98](#).

[Figure 3-131](#) shows the bit assignments.




Figure 3-131 AUTHSTATUS register bit assignments

Table 3-139 shows the bit assignments.

Table 3-139 AUTHSTATUS register bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:6]	SNID	Indicates the security level for Secure non-invasive debug: 0b00 Functionality is not implemented or is controlled elsewhere.
[5:4]	SID	Indicates the security level for Secure invasive debug: 0b00 Functionality is not implemented or is controlled elsewhere.
[3:2]	NSNID	Indicates the security level for Non-secure non-invasive debug: 0b00 Functionality is not implemented or is controlled elsewhere.
[1:0]	NSID	Indicates the security level for Non-secure invasive debug: 0b00 Functionality is not implemented or is controlled elsewhere.

3.13.26 Device Configuration register

The DEVID register characteristics are:

- Purpose** Indicates the capabilities of the component.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in Table 3-114 on page 3-98.

Figure 3-132 shows the bit assignments.




Figure 3-132 DEVID register bit assignments

Table 3-140 shows the bit assignments.

Table 3-140 DEVID register bit assignments

Bits	Name	Function
[31:12]	Reserved	-
[11]	SWOUARTNRZ	Indicates whether Serial Wire Output, UART or NRZ, is supported. 0 Serial Wire Output, UART or NRZ, is not supported.
[10]	SWOMAN	Indicates whether Serial Wire Output, Manchester encoded format, is supported. 0 Serial Wire Output, Manchester encoded format, is not supported.

Table 3-140 DEVID register bit assignments (continued)

Bits	Name	Function
[9]	TCLKDATA	Indicates whether trace clock plus data is supported. 0 Trace clock and data is supported.
[8:6]	FIFOSIZE	FIFO size in powers of 2. 0b010 FIFO size of 4 entries, that is, 16 bytes.
[5]	CLKRELAT	Indicates the relationship between atclk and traceclk . 1 atclk and traceclk are asynchronous.
[4:0]	MUXNUM	Indicates the hidden level of input multiplexing. When non-zero, this value indicates the type of multiplexing on the input to the ATB. Currently only 0x00 is supported, that is, no multiplexing is present. This value helps detect the ATB structure.

3.13.27 Device Type Identifier register

The DEVTYPE register characteristics are:

Purpose Provides a debugger with information about the component when the Part Number field is not recognized. The debugger can then report this information.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-114 on page 3-98](#).

[Figure 3-133](#) shows the bit assignments.




Figure 3-133 DEVTYPE register bit assignments

[Table 3-141](#) shows the bit assignments.

Table 3-141 DEVTYPE register bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	SUB	Sub-classification of the type of the debug component as specified in the <i>ARM® CoreSight™ Architecture Specification</i> within the major classification as specified in the MAJOR field. 0b0001 Indicates that this component is a trace port component.
[3:0]	MAJOR	Major classification of the type of the debug component as specified in the <i>ARM® CoreSight™ Architecture Specification</i> for this debug and trace component. 0b0001 Indicates that this component is a trace sink component.

3.13.28 Peripheral ID4 Register

The PIDR4 characteristics are:

- Purpose** Part of the set of peripheral identification registers. Contains part of the designer identity and the memory size.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-114 on page 3-98](#).

[Figure 3-134](#) shows the bit assignments.




Figure 3-134 PIDR4 bit assignments

[Table 3-142](#) shows the bit assignments.

Table 3-142 PIDR4 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	SIZE	Always 0b0000. Indicates that the device only occupies 4KB of memory.
[3:0]	DES_2	Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the designer of the component. 0b0100 JEDEC continuation code.

3.13.29 Peripheral ID0 Register

The PIDR0 characteristics are:

- Purpose** Part of the set of peripheral identification registers. Contains part of the designer-specific part number.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-114 on page 3-98](#).

[Figure 3-135](#) shows the bit assignments.




Figure 3-135 PIDR0 bit assignments

Table 3-143 shows the bit assignments.

Table 3-143 PIDR0 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PART_0	Bits[7:0] of the 12-bit part number of the component. The designer of the component assigns this part number. 0x12 Indicates bits[7:0] of the part number of the component.

3.13.30 Peripheral ID1 Register

The PIDR1 characteristics are:

Purpose Part of the set of peripheral identification registers. Contains part of the designer-specific part number and part of the designer identity.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in Table 3-114 on page 3-98.

Figure 3-136 shows the bit assignments.




Figure 3-136 PIDR1 bit assignments

Table 3-144 shows the bit assignments.

Table 3-144 PIDR1 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	DES_0	Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the designer of the component. 0b1011 ARM. Bits[3:0] of the JEDEC JEP106 Identity Code.
[3:0]	PART_1	Bits[11:8] of the 12-bit part number of the component. The designer of the component assigns this part number. 0b1001 Indicates bits[11:8] of the part number of the component.

3.13.31 Peripheral ID2 Register

The PIDR2 characteristics are:

Purpose Part of the set of peripheral identification registers. Contains part of the designer identity and the product revision.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-114 on page 3-98](#).

[Figure 3-137](#) shows the bit assignments.




Figure 3-137 PIDR2 bit assignments

[Table 3-145](#) shows the bit assignments.

Table 3-145 PIDR2 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	REVISION	0b0101 This device is at r1p0.
[3]	JEDEC	Always 1. Indicates that the JEDEC-assigned designer ID is used.
[2:0]	DES_1	Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the designer of the component. 0b011 ARM. Bits[6:4] of the JEDEC JEP106 Identity Code.

3.13.32 Peripheral ID3 Register

The PIDR3 characteristics are:

Purpose Part of the set of peripheral identification registers. Contains the REVAND and CMOD fields.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-114 on page 3-98](#).

[Figure 3-138](#) shows the bit assignments.




Figure 3-138 PIDR3 bit assignments

Table 3-146 shows the bit assignments.

Table 3-146 PIDR3 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	REVAND	0b0000 Indicates that there are no errata fixes to this component.
[3:0]	CMOD	Customer Modified. Indicates whether the customer has modified the behavior of the component. In most cases, this field is 0b0000. Customers change this value when they make authorized modifications to this component. 0b0000 Indicates that the customer has not modified this component.

3.13.33 Component ID0 Register

The CIDR0 characteristics are:

Purpose A component identification register that indicates the presence of identification registers.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-114 on page 3-98](#).

[Figure 3-139](#) shows the bit assignments.



Figure 3-139 CIDR0 bit assignments

Table 3-147 shows the bit assignments.

Table 3-147 CIDR0 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PRMBL_0	Preamble[0]. Contains bits[7:0] of the component identification code. 0x0D Bits[7:0] of the identification code.

3.13.34 Component ID1 Register

The CIDR1 characteristics are:

Purpose A component identification register that indicates the presence of identification registers. This register also indicates the component class.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-114 on page 3-98](#).

[Figure 3-140 on page 3-134](#) shows the bit assignments.




Figure 3-140 CIDR1 bit assignments

Table 3-148 shows the bit assignments.

Table 3-148 CIDR1 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	CLASS	Class of the component, for example, whether the component is a ROM table or a generic CoreSight SoC-400 component. Contains bits[15:12] of the component identification code. 0b1001 Indicates that the component is a CoreSight SoC-400 component.
[3:0]	PRMBL_1	Preamble[1]. Contains bits[11:8] of the component identification code. 0b0000 Bits[11:8] of the identification code.

3.13.35 Component ID2 Register

The CIDR2 characteristics are:

- Purpose** A component identification register that indicates that the presence of identification registers.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-114 on page 3-98](#).

Figure 3-141 shows the bit assignments.



Figure 3-141 CIDR2 bit assignments

Table 3-149 shows the bit assignments.

Table 3-149 CIDR2 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PRMBL_2	Preamble[2]. Contains bits[23:16] of the component identification code. 0x05 Bits[23:16] of the identification code.

3.13.36 Component ID3 Register

The CIDR3 characteristics are:

- Purpose** A component identification register that indicates the presence of identification registers.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-114 on page 3-98](#).

[Figure 3-142](#) shows the bit assignments.




Figure 3-142 CIDR3 bit assignments

[Table 3-150](#) shows the bit assignments.

Table 3-150 CIDR3 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PRMBL_3	Preamble[3]. Contains bits[31:24] of the component identification code. 0xB1 Bits[31:24] of the identification code.

3.14 CTI register summary

Table 3-151 shows the CTI registers in offset order from the base memory address.

Table 3-151 CTI register summary

Offset	Name	Type	Reset	Description
0x000	CTICONTROL	RW	0x00000000	CTI Control register on page 3-138
0x010	CTIINTACK	WO	0x00000000	CTI Interrupt Acknowledge register on page 3-138
0x014	CTIAPPSET	RW	0x00000000	CTI Application Trigger Set register on page 3-139
0x018	CTIAPPCLEAR	WO	0x00000000	CTI Application Trigger Clear register on page 3-139
0x01C	CTIAPPULSE	WO	0x00000000	CTI Application Pulse register on page 3-140
0x020	CTIINEN0	RW	0x00000000	CTI Trigger 0 to Channel Enable register on page 3-141
0x024	CTIINEN1	RW	0x00000000	CTI Trigger 1 to Channel Enable register on page 3-141
0x028	CTIINEN2	RW	0x00000000	CTI Trigger 2 to Channel Enable register on page 3-142
0x02C	CTIINEN3	RW	0x00000000	CTI Trigger 3 to Channel Enable register on page 3-143
0x030	CTIINEN4	RW	0x00000000	CTI Trigger 4 to Channel Enable register on page 3-144
0x034	CTIINEN5	RW	0x00000000	CTI Trigger 5 to Channel Enable register on page 3-144
0x038	CTIINEN6	RW	0x00000000	CTI Trigger 6 to Channel Enable register on page 3-145
0x03C	CTIINEN7	RW	0x00000000	CTI Trigger 7 to Channel Enable register on page 3-146
0x0A0	CTIOUTEN0	RW	0x00000000	CTI Channel to Trigger 0 Enable register on page 3-146
0x0A4	CTIOUTEN1	RW	0x00000000	CTI Channel to Trigger 1 Enable register on page 3-147
0x0A8	CTIOUTEN2	RW	0x00000000	CTI Channel to Trigger 2 Enable register on page 3-148
0x0AC	CTIOUTEN3	RW	0x00000000	CTI Channel to Trigger 3 Enable register on page 3-148
0x0B0	CTIOUTEN4	RW	0x00000000	CTI Channel to Trigger 4 Enable register on page 3-149
0x0B4	CTIOUTEN5	RW	0x00000000	CTI Channel to Trigger 5 Enable register on page 3-149
0x0B8	CTIOUTEN6	RW	0x00000000	CTI Channel to Trigger 6 Enable register on page 3-150
0x0BC	CTIOUTEN7	RW	0x00000000	CTI Channel to Trigger 7 Enable register on page 3-151
0x130	CTITRIGINSTATUS	RO	0x00000000	CTI Trigger In Status register on page 3-151
0x134	CTITRIGOUTSTATUS	RO	0x00000000	CTI Trigger Out Status register on page 3-152
0x138	CTICHINSTATUS	RO	0x00000000	CTI Channel In Status register on page 3-153
0x13C	CTICHOUTSTATUS	RO	0x00000000	CTI Channel Out Status register on page 3-153
0x140	CTIGATE	RW	0x0000000F	Enable CTI Channel Gate register on page 3-154
0x144	asicctl	RW	0x00000000	External Multiplexer Control register on page 3-155
0xEDC	ITCHINACK	WO	0x00000000	Integration Test Channel Input Acknowledge register on page 3-155
0xEE0	ITTRIGINACK	WO	0x00000000	Integration Test Trigger Input Acknowledge register on page 3-156
0xEE4	ITCHOUT	WO	0x00000000	Integration Test Channel Output register on page 3-156

Table 3-151 CTI register summary (continued)

Offset	Name	Type	Reset	Description
0xEE8	ITTRIGOUT	WO	0x00000000	Integration Test Trigger Output register on page 3-157
0xEEC	ITCHOUTACK	RO	0x00000000	Integration Test Channel Output Acknowledge register on page 3-157
0xEF0	ITTRIGOUTACK	RO	0x00000000	Integration Test Trigger Output Acknowledge register on page 3-158
0xEF4	ITCHIN	RO	0x00000000	Integration Test Channel Input register on page 3-158
0xEF8	ITTRIGIN	RO	0x00000000	Integration Test Trigger Input register on page 3-159
0xF00	ITCTRL	RW	0x00000000	Integration Mode Control register on page 3-159
0xFA0	CLAIMSET	RW	0x0000000F	Claim Tag Set register on page 3-160
0xFA4	CLAIMCLR	RW	0x00000000	Claim Tag Clear register on page 3-161
0xFB0	LAR	WO	0x00000000	Lock Access Register on page 3-162
0xFB4	LSR	RO	0x00000003	Lock Status Register on page 3-162
0xFB8	AUTHSTATUS	RO	0x00000005	Authentication Status register on page 3-163
0xFC8	DEVID	RO	0x00040800	Device Configuration register on page 3-164
0xFCC	DEVTYPE	RO	0x00000014	Device Type Identifier register on page 3-165
0xFD0	PIDR4	RO	0x00000004	Peripheral ID4 Register on page 3-166
0xFD4	-	-	-	Reserved
0xFD8	-	-	-	Reserved
0xFDC	-	-	-	Reserved
0xFE0	PIDR0	RO	0x00000006	Peripheral ID0 Register on page 3-166
0xFE4	PIDR1	RO	0x000000B9	Peripheral ID1 Register on page 3-167
0xFE8	PIDR2	RO	0x0000004B	Peripheral ID2 Register on page 3-167
0xFEC	PIDR3	RO	0x00000000	Peripheral ID3 Register on page 3-168
0xFF0	CIDR0	RO	0x0000000D	Component ID0 Register on page 3-169
0xFF4	CIDR1	RO	0x00000090	Component ID1 Register on page 3-169
0xFF8	CIDR2	RO	0x00000005	Component ID2 Register on page 3-170
0xFFC	CIDR3	RO	0x000000B1	Component ID3 Register on page 3-171

3.15 CTI register descriptions

This section describes the CTI registers. [Table 3-151 on page 3-136](#) provides cross-references to individual registers.

3.15.1 CTI Control register

The CTICONTROL register characteristics are:

- Purpose** Enables the CTI.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-143](#) shows the bit assignments.




Figure 3-143 CTICONTROL register bit assignments

[Table 3-152](#) shows the bit assignments.

Table 3-152 CTICONTROL register bit assignments

Bits	Name	Function
[31:1]	Reserved	-
[0]	GLBEN	Enables or disables the CTI.
	0	When this bit is 0, all cross-triggering mapping logic functionality is disabled.
	1	When this bit is 1, cross-triggering mapping logic functionality is enabled.

3.15.2 CTI Interrupt Acknowledge register

The CTIINTACK register characteristics are:

- Purpose** Software acknowledge for a trigger output. This register is used when **ctitrigout** is used as a sticky output. That is, no hardware acknowledge is available and software acknowledge is required.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-144](#) shows the bit assignments.




Figure 3-144 CTIINTACK register bit assignments

Table 3-153 shows the bit assignments.

Table 3-153 CTIINTACK register bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	INTACK	Acknowledges the corresponding ctitrigout output. There is one bit of the register for each ctitrigout output. When a 1 is written to a bit in this register, the corresponding ctitrigout is acknowledged, causing it to be cleared.

3.15.3 CTI Application Trigger Set register

The CTIAPPSET register characteristics are:

Purpose A write to this register causes a channel event to be raised, corresponding to the bit written to.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-145](#) shows the bit assignments.




Figure 3-145 CTIAPPSET register bit assignments

Table 3-154 shows the bit assignments.

Table 3-154 CTIAPPSET register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	APPSET	Setting a bit HIGH generates a channel event for the selected channel. There is one bit of the register for each channel. Reads as follows: 0 Application trigger is inactive. 1 Application trigger is active. Writes as follows: 0 No effect. 1 Generate channel event.

3.15.4 CTI Application Trigger Clear register

The CTIAPPCLEAR register characteristics are:

Purpose Writing to a bit in this register clears the corresponding channel event.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Figure 3-146 shows the bit assignments.



Table 3-155 CTIAPPCLEAR register bit assignments

3.15.5 CTI Application Pulse register

Purpose A write to this register causes a channel event pulse, one **cti**clk period, to be generated, corresponding to the bit written to. The pulse external to the CTI can be extended to multi-cycle by the handshaking interface circuits. This register clears itself immediately, so it can be repeatedly written to without software having to clear it.

Configurations	This register is available in all configurations.
-----------------------	---

Figure 3-147 shows the bit assignments.



Table 3-156 shows the bit assignments.

Table 3-156 CTIAPPULSE register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	APPULSE	Setting a bit HIGH generates a channel event pulse for the selected channel. There is one bit of the register for each channel. On writes, for each bit: 0 Has no effect. 1 Generate an event pulse on the corresponding channel.

3.15.6 CTI Trigger 0 to Channel Enable register

The CTIINEN0 register characteristics are:

Purpose	Enables the signaling of an event on CTM channels when a trigger event is received by the CTI. There is a bit for each of the four channels implemented. This register does not affect the application trigger operations.
----------------	--

Usage constraints There are no usage constraints.

Configurations	This register is available in all configurations.
-----------------------	---

Attributes See the register summary in [Table 3-151](#) on page 3-136.

Figure 3-148 shows the bit assignments.




Figure 3-148 CTIINEN0 register bit assignments

Table 3-157 shows the bit assignments.

Table 3-157 CTIINEN0 register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	TRIGINEN	<p>Enables a cross trigger event to the corresponding channel when a ctitrigin input is activated. There is one bit of the field for each of the four channels. On writes, for each bit:</p> <p>0 Input trigger 0 events are ignored by the corresponding channel.</p> <p>1 When an event is received on input trigger 0, ctitrigin[0], generate an event on the channel corresponding to this bit.</p>

3.15.7 CTI Trigger 1 to Channel Enable register

The CTIINEN1 register characteristics are:

Purpose	Enables the signaling of an event on CTM channels when the core issues a trigger, ctitrigin , to the CTI. There is a bit for each of the four channels implemented. This register does not affect the application trigger operations.
----------------	--

- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-151 on page 3-136](#).
- [Figure 3-149](#) shows the bit assignments.




Figure 3-149 CTIINEN1 register bit assignments

[Table 3-158](#) shows the bit assignments.

Table 3-158 CTIINEN1 register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	TRIGINEN	Enables a cross trigger event to the corresponding channel when a ctitrigin input is activated. There is one bit of the field for each of the four channels. On writes, for each bit: 0 Input trigger 1 events are ignored by the corresponding channel. 1 When an event is received on input trigger 1, ctitrigin[1] , generate an event on the channel corresponding to this bit.

3.15.8 CTI Trigger 2 to Channel Enable register

The CTIINEN2 register characteristics are:

- Purpose** Enables the signaling of an event on CTM channels when the core issues a trigger, **ctitrigin**, to the CTI. There is a bit for each of the four channels implemented. This register does not affect the application trigger operations.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-150](#) shows the assignments.




Figure 3-150 CTIINEN2 register bit assignments

Table 3-159 shows the bit assignments.

Table 3-159 CTIINEN2 register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	TRIGINEN	Enables a cross trigger event to the corresponding channel when a ctitrigin input is activated. There is one bit of the field for each of the four channels. On writes, for each bit: 0 Input trigger 2 events are ignored by the corresponding channel. 1 When an event is received on input trigger 2, ctitrigin[2] , generate an event on the channel corresponding to this bit.

3.15.9 CTI Trigger 3 to Channel Enable register

The CTIINEN3 register characteristics are:

Purpose Enables the signaling of an event on CTM channels when the core issues a trigger, **ctitrigin**, to the CTI. There is a bit for each of the four channels implemented. This register does not affect the application trigger operations.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-151](#) shows the bit assignments.




Figure 3-151 CTIINEN3 register bit assignments

Table 3-160 shows the bit assignments.

Table 3-160 CTIINEN3 register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	TRIGINEN	Enables a cross trigger event to the corresponding channel when a ctitrigin input is activated. There is one bit of the field for each of the four channels. On writes, for each bit: 0 Input trigger 3 events are ignored by the corresponding channel. 1 When an event is received on input trigger 3, ctitrigin[3] , generate an event on the channel corresponding to this bit.

3.15.10 CTI Trigger 4 to Channel Enable register

The CTIINEN4 register characteristics are:

Purpose Enables the signaling of an event on CTM channels when the core issues a trigger, **ctitrigin**, to the CTI. There is a bit for each of the four channels implemented. This register does not affect the application trigger operations.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-152](#) shows the CTIINEN4 register bit assignments.




Figure 3-152 CTIINEN4 register bit assignments

[Table 3-161](#) shows the CTIINEN4 register bit assignments.

Table 3-161 CTIINEN4 register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	TRIGINEN	Enables a cross trigger event to the corresponding channel when a ctitrigin input is activated. There is one bit of the field for each of the four channels. On writes, for each bit: 0 Input trigger 4 events are ignored by the corresponding channel. 1 When an event is received on input trigger 4, ctitrigin[4] , generate an event on the channel corresponding to this bit.

3.15.11 CTI Trigger 5 to Channel Enable register

The CTIINEN5 register characteristics are:

Purpose Enables the signaling of an event on CTM channels when the core issues a trigger, **ctitrigin**, to the CTI. There is a bit for each of the four channels implemented. This register does not affect the application trigger operations.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-153 on page 3-145](#) shows the bit assignments.




Figure 3-153 CTIINEN5 register bit assignments

Table 3-162 shows the bit assignments.

Table 3-162 CTIINEN5 register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	TRIGINEN	Enables a cross trigger event to the corresponding channel when a ctitrigin input is activated. There is one bit of the field for each of the four channels. On writes, for each bit: 0 Input trigger 5 events are ignored by the corresponding channel. 1 When an event is received on input trigger 5, ctitrigin[5] , generate an event on the channel corresponding to this bit.

3.15.12 CTI Trigger 6 to Channel Enable register

The CTIINEN6 register characteristics are:

- Purpose** This register does not affect the application trigger operations.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-151 on page 3-136](#).

Figure 3-154 shows the bit assignments.




Figure 3-154 CTIINEN6 register bit assignments

Table 3-163 shows the bit assignments.

Table 3-163 CTIINEN6 register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	TRIGINEN	Enables a cross trigger event to the corresponding channel when a ctitrigin input is activated. There is one bit of the field for each of the four channels. On writes, for each bit: 0 Input trigger 6 events are ignored by the corresponding channel. 1 When an event is received on input trigger 6, ctitrigin[60] , generate an event on the channel corresponding to this bit.

3.15.13 CTI Trigger 7 to Channel Enable register

The CTIINEN7 register characteristics are:

Purpose Enables the signaling of an event on CTM channels when the core issues a trigger, **ctitrigin**, to the CTI. There is a bit for each of the four channels implemented. This register does not affect the application trigger operations.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-155](#) shows the bit assignments.




Figure 3-155 CTIINEN7 register bit assignments

[Table 3-164](#) shows the bit assignments.

Table 3-164 CTIINEN7 register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	TRIGINEN	Enables a cross trigger event to the corresponding channel when a ctitrigin input is activated. There is one bit of the field for each of the four channels. On writes, for each bit: 0 Input trigger 7 events are ignored by the corresponding channel. 1 When an event is received on input trigger 7, ctitrigin [7], generate an event on the channel corresponding to this bit.

3.15.14 CTI Channel to Trigger 0 Enable register

The CTIOUTEN0 register characteristics are:

Purpose Defines which channels can generate a **ctitrigout**[0] output. There is a bit for each of the four channels implemented. This register affects the mapping from application trigger to trigger outputs.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-156 on page 3-147](#) shows the bit assignments.




Figure 3-156 CTIOUTEN0 register bit assignments

Table 3-165 shows the bit assignments.

Table 3-165 CTIOUTEN0 register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	TRIGOUTEN	Enables a cross trigger event to ctitriggerout when the corresponding channel is activated. There is one bit of the field for each of the four channels. On writes, for each bit 0 The corresponding channel is ignored by the output trigger 0. 1 When an event occurs on the channel corresponding to this bit, generate an event on output event 0, ctitriggerout[0] .

3.15.15 CTI Channel to Trigger 1 Enable register

The CTIOUTEN1 register characteristics are:

Purpose Defines which channels can generate a **ctitriggerout[1]** output. There is a bit for each of the four channels implemented. This register affects the mapping from application trigger to trigger outputs.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-151 on page 3-136](#).

Figure 3-157 shows the bit assignments.




Figure 3-157 CTIOUTEN1 register bit assignments

Table 3-166 shows the bit assignments.

Table 3-166 CTIOUTEN1 register bit assignments

Bits	Name	Function				
[31:4]	Reserved	-				
[3:0]	TRIGOUTEN	Enables a cross trigger event to ctitriggerout when the corresponding channel is activated. There is one bit of the field for each of the four channels. On writes, for each bit: <table><tr><td>0</td><td>The corresponding channel is ignored by the output trigger 1.</td></tr><tr><td>1</td><td>When an event occurs on the channel corresponding to this bit, generate an event on output event 1, ctitriggerout[1].</td></tr></table>	0	The corresponding channel is ignored by the output trigger 1.	1	When an event occurs on the channel corresponding to this bit, generate an event on output event 1, ctitriggerout[1] .
0	The corresponding channel is ignored by the output trigger 1.					
1	When an event occurs on the channel corresponding to this bit, generate an event on output event 1, ctitriggerout[1] .					

3.15.16 CTI Channel to Trigger 2 Enable register

The CTIOUTEN2 register characteristics are:

Purpose Defines which channels can generate a **ctitriggerout[2]** output. There is a bit for each of the four channels implemented. This register affects the mapping from application trigger to trigger outputs.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-158](#) shows the bit assignments.




Figure 3-158 CTIOUTEN2 register bit assignments

[Table 3-167](#) shows the bit assignments.

Table 3-167 CTIOUTEN2 register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	TRIGOUTEN	Enables a cross trigger event to ctitriggerout when the corresponding channel is activated. There is one bit of the field for each of the four channels. On writes, for each bit: 0 The corresponding channel is ignored by the output trigger 2. 1 When an event occurs on the channel corresponding to this bit, generate an event on output event 2, ctitriggerout[2] .

3.15.17 CTI Channel to Trigger 3 Enable register

The CTIOUTEN3 register characteristics are:

Purpose Defines which channels can generate a **ctitriggerout[3]** output. There is a bit for each of the four channels implemented. This register affects the mapping from application trigger to trigger outputs.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-159](#) shows the bit assignments.




Figure 3-159 CTIOUTEN3 register bit assignments

Table 3-168 shows the bit assignments.

Table 3-168 CTIOUTEN3 register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	TRIGOUTEN	Enables a cross trigger event to ctitrigout when the corresponding channel is activated. There is one bit of the field for each of the four channels. On writes, for each bit: <div> <div>0</div> <div>1</div> </div> <div> <div>The corresponding channel is ignored by the output trigger 3.</div> <div>When an event occurs on the channel corresponding to this bit, generate an event on output event 3, ctitrigout[3].</div> </div>

3.15.18 CTI Channel to Trigger 4 Enable register

The CTIOUTEN4 register characteristics are:

Purpose	Defines which channels can generate a ctitrigout [4] output. There is a bit for each of the four channels implemented. This register affects the mapping from application trigger to trigger outputs.
Usage constraints	There are no usage constraints.
Configurations	This register is available in all configurations.
Attributes	See the register summary in Table 3-151 on page 3-136 .

Figure 3-160 shows the bit assignments.




Figure 3-160 CTIOUTEN4 register bit assignments

Table 3-169 shows the bit assignments.

Table 3-169 CTIOUTEN4 register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	TRIGOUTEN	Enables a cross trigger event to ctitrigout when the corresponding channel is activated. There is one bit of the field for each of the four channels. On writes, for each bit: <div> <div>0</div> <div>1</div> </div> <div> <div>The corresponding channel is ignored by the output trigger 4.</div> <div>When an event occurs on the channel corresponding to this bit, generate an event on output event 4, ctitrigout[4].</div> </div>

3.15.19 CTI Channel to Trigger 5 Enable register

The CTIOUTEN5 register characteristics are:

Purpose	Define which channels can generate a ctitrigout [5] output. There is a bit for each of the four channels implemented. This register affects the mapping from application trigger to trigger outputs.
----------------	---

- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-151 on page 3-136](#).
- [Figure 3-161](#) shows the bit assignments.




Figure 3-161 CTIOUTEN5 register bit assignments

[Table 3-170](#) shows the bit assignments.

Table 3-170 CTIOUTEN5 register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	TRIGOUTEN	Enables a cross trigger event to ctitriggerout when the corresponding channel is activated. There is one bit of the field for each of the four channels. On writes, for each bit: <div> <div>0</div> <div>The corresponding channel is ignored by the output trigger 5.</div> <div>1</div> <div>When an event occurs on the channel corresponding to this bit, generate an event on output event 5, ctitriggerout[5].</div> </div>

3.15.20 CTI Channel to Trigger 6 Enable register

The CTIOUTEN6 register characteristics are:

- Purpose** Defines which channels can generate a **ctitriggerout[6]** output. There is a bit for each of the four channels implemented. This register affects the mapping from application trigger to trigger outputs.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-162](#) shows the bit assignments.




Figure 3-162 CTIOUTEN6 register bit assignments

Table 3-171 shows the bit assignments.

Table 3-171 CTIOUTEN6 register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	TRIGOUTEN	Enables a cross trigger event to ctitriggerout when the corresponding channel is activated. There is one bit of the field for each of the four channels. On writes, for each bit: <div> <div>0</div> <div>The corresponding channel is ignored by the output trigger 6.</div> <div>1</div> <div>When an event occurs on the channel corresponding to this bit, generate an event on output event 6, ctitriggerout[6].</div> </div>

3.15.21 CTI Channel to Trigger 7 Enable register

The CTIOUTEN7 register characteristics are:

Purpose Defines which channels can generate a **ctitriggerout**[7] output. There is a bit for each of the four channels implemented. This register affects the mapping from application trigger to trigger outputs.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-163](#) shows the bit assignments.




Figure 3-163 CTIOUTEN7 register bit assignments

Table 3-172 shows the bit assignments.

Table 3-172 CTIOUTEN7 register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	TRIGOUTEN	Enables a cross trigger event to ctitriggerout when the corresponding channel is activated. There is one bit of the field for each of the four channels. On writes, for each bit: <div> <div>0</div> <div>The corresponding channel is ignored by the output trigger 7.</div> <div>1</div> <div>When an event occurs on the channel corresponding to this bit, generate an event on output event 7, ctitriggerout[7].</div> </div>

3.15.22 CTI Trigger In Status register

The CTITRIGINSTATUS register characteristics are:

Purpose Provides the status of the **ctitriggerin** inputs.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-164](#) shows the bit assignments.




Figure 3-164 CTITRIGINSTATUS register bit assignments

[Table 3-173](#) shows the bit assignments.

Table 3-173 CTITRIGINSTATUS register bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	TRIGINSTATUS	Shows the status of the ctitrigin inputs. There is one bit of the field for each trigger input. 1 ctitrigin is active. 0 ctitrigin is inactive. Because the register provides a view of the raw ctitrigin inputs, the reset value is UNKNOWN.

3.15.23 CTI Trigger Out Status register

The CTITRIGOUTSTATUS register characteristics are:

Purpose Provides the status of the **ctitrigout** outputs.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-165](#) shows the bit assignments.




Figure 3-165 CTITRIGOUTSTATUS register bit assignments

[Table 3-174](#) shows the bit assignments.

Table 3-174 CTITRIGOUTSTATUS register bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	TRIGOUTSTATUS	Shows the status of the ctitrigout outputs. There is one bit of the field for each trigger output. 1 ctitrigout is active. 0 ctitrigout is inactive.

3.15.24 CTI Channel In Status register

The CTICHINSTATUS register characteristics are:

- Purpose** Provides the status of the **ctichin** inputs.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-166](#) shows the bit assignments.




Figure 3-166 CTICHINSTATUS register bit assignments

[Table 3-175](#) shows the bit assignments.

Table 3-175 CTICHINSTATUS register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	CTICHINSTATUS	Shows the status of the ctichin inputs. There is one bit of the field for each channel input. 0 ctichin is inactive. 1 ctichin is active. Because the register provides a view of the raw ctichin inputs, the reset value is UNKNOWN.

3.15.25 CTI Channel Out Status register

The CTICHOUTSTATUS register characteristics are:

- Purpose** Provides the status of the CTI **ctichout** outputs.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-167](#) shows the bit assignments.




Figure 3-167 CTICHOUTSTATUS register bit assignments

Table 3-176 shows the bit assignments.

Table 3-176 CTICHOUTSTATUS register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	CTICHOUTSTATUS	Shows the status of the ctichout outputs. There is one bit of the field for each channel output. 0 ctichout is inactive. 1 ctichout is active.

3.15.26 Enable CTI Channel Gate register

The CTIGATE register characteristics are:

Purpose	Prevents the channels from propagating through the CTM to other CTIs. This enables local cross-triggering, for example for causing an interrupt when the ETM trigger occurs. It can be used effectively with CTIAPPSET, CTIAPPCLEAR, and CTIAPPPULSE for asserting trigger outputs by asserting channels, without affecting the rest of the system. On reset, this register is 0xF, and channel propagation is enabled.
Usage constraints	There are no usage constraints.
Configurations	This register is available in all configurations.
Attributes	See the register summary in Table 3-151 on page 3-136.

Figure 3-168 shows the bit assignments.




Figure 3-168 CTIGATE register bit assignments

Table 3-177 shows the bit assignments.

Table 3-177 CTIGATE register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3]	CTIGATEEN3	Enable ctichout3 . Set to 0 to disable channel propagation.
[2]	CTIGATEEN2	Enable ctichout2 . Set to 0 to disable channel propagation.
[1]	CTIGATEEN1	Enable ctichout1 . Set to 0 to disable channel propagation.
[0]	CTIGATEEN0	Enable ctichout0 . Set to 0 to disable channel propagation.

Table 3-179 shows the bit assignments.

Table 3-179 ITCHINACK register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	CTCHINACK	Sets the value of the ctichinack outputs.

3.15.29 Integration Test Trigger Input Acknowledge register

The ITTRIGINACK register characteristics are:

Purpose Sets the value of the **ctittriginack** outputs.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-171](#) shows the bit assignments.




Figure 3-171 ITTRIGINACK register bit assignments

Table 3-180 shows the bit assignments.

Table 3-180 ITTRIGINACK register bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	CTTRIGINACK	Sets the value of the ctittriginack outputs.

3.15.30 Integration Test Channel Output register

The ITCHOUT register characteristics are:

Purpose Sets the value of the **ctichout** outputs.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-172](#) shows the bit assignments.




Figure 3-172 ITCHOUT register bit assignments

Table 3-181 shows the bit assignments.

Table 3-181 ITCHOUT register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	CTCHOUT	Sets the value of the ctichout outputs.

3.15.31 Integration Test Trigger Output register

The ITTRIGOUT register characteristics are:

Purpose Sets the value of the **ctitrigout** outputs.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-151 on page 3-136](#).

Figure 3-173 shows the bit assignments.




Figure 3-173 ITTRIGOUT register bit assignments

Table 3-182 shows the bit assignments.

Table 3-182 ITTRIGOUT register bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	CTTRIGOUT	Sets the value of the ctitrigout outputs.

3.15.32 Integration Test Channel Output Acknowledge register

The ITCHOUTACK register characteristics are:

Purpose Reads the values of the **ctichoutack** inputs.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-151 on page 3-136](#).

Figure 3-174 on page 3-158 shows the bit assignments.



Figure 3-174 ITCHOUTACK register bit assignments

Table 3-183 shows the bit assignments.

Table 3-183 ITCHOUTACK register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	CTCHOUTACK	Reads the values of the ctichoutack inputs.

3.15.33 Integration Test Trigger Output Acknowledge register

The ITTRIGOUTACK register characteristics are:

- Purpose** Reads the values of the **ctitrigoutack** inputs.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-151 on page 3-136](#).

Figure 3-175 shows the bit assignments.



Figure 3-175 ITTRIGOUTACK register bit assignments

Table 3-184 shows the bit assignments.

Table 3-184 ITTRIGOUTACK register bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	CTTRIGOUTACK	Reads the value of the ctitrigoutack inputs.

3.15.34 Integration Test Channel Input register

The ITCHIN register characteristics are:

- Purpose** Reads the values of the **ctichin** inputs.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-151 on page 3-136](#).

Figure 3-176 shows the bit assignments.




Figure 3-176 ITCHIN register bit assignments

Table 3-185 shows the bit assignments.

Table 3-185 ITCHIN register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	CTCHIN	Reads the value of the ctichin inputs.

3.15.35 Integration Test Trigger Input register

The ITTRIGIN register characteristics are:

Purpose Reads the values of the **ctitrigin** inputs.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-151 on page 3-136](#).

Figure 3-177 shows the bit assignments.




Figure 3-177 ITTRIGIN register bit assignments

Table 3-186 shows the bit assignments.

Table 3-186 ITTRIGIN register bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	CTTRIGIN	Reads the values of the ctitrigin inputs.

3.15.36 Integration Mode Control register

The ITCTRL register characteristics are:

Purpose This register enables topology detection.

See the *ARM® CoreSight™ Architecture Specification*. This register enables the component to switch from a functional mode, the default behavior, to integration mode where the inputs and outputs of the component can be directly controlled for the purposes of integration testing and topology detection.

Note

When a device is in integration mode, the intended functionality might not be available.

After performing integration or topology detection, you must reset the system to ensure correct behavior of CoreSight SoC-400 and other connected system components that the integration or topology detection can affect.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-178](#) shows the bit assignments.




Figure 3-178 ITCTRL register bit assignments

[Table 3-187](#) shows the bit assignments.

Table 3-187 ITCTRL register bit assignments

Bits	Name	Function
[31:1]	Reserved	-
[0]	IME	Integration Mode Enable.
		0 Disable integration mode.
		1 Enable integration mode.

Note

The CTI must also be enabled using the CTICONTROL register for integration mode operation.

3.15.37 Claim Tag Set register

The CLAIMSET register characteristics are:

Purpose Software can use the claim tag to coordinate application and debugger access to trace unit functionality. The claim tags have no effect on the operation of the component. The CLAIMSET register sets bits in the claim tag, and determines the number of claim bits implemented.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-151 on page 3-136](#).

Figure 3-179 shows the bit assignments.




Figure 3-179 CLAIMSET register bit assignments

Table 3-188 shows the bit assignments.

Table 3-188 CLAIMSET register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	SET	<p>On reads, for each bit:</p> <p>1 Claim tag bit is implemented</p> <p>On writes, for each bit:</p> <p>0 Has no effect.</p> <p>1 Sets the relevant bit of the claim tag.</p>

3.15.38 Claim Tag Clear register

The CLAIMCLR register characteristics are:

- Purpose** Software can use the claim tag to coordinate application and debugger access to trace unit functionality. The claim tags have no effect on the operation of the component. The CLAIMCLR register sets the bits in the claim tag to 0 and determines the current value of the claim tag.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-151 on page 3-136](#).

Figure 3-180 shows the bit assignments.




Figure 3-180 CLAIMCLR register bit assignments

Table 3-189 shows the bit assignments.

Table 3-189 CLAIMCLR register bit assignments

Bits	Name	Function
[31:4]	Reserved	-
[3:0]	CLR	On reads, for each bit: 0 Claim tag bit is not set. 1 Claim tag bit is set. On writes, for each bit: 0 Has no effect. 1 Clears the relevant bit of the claim tag.

3.15.39 Lock Access Register

The LAR characteristics are:

Purpose	Controls write access from self-hosted, on-chip accesses. The LAR does not affect the accesses that use the external debugger interface.
Usage constraints	There are no usage constraints.
Configurations	This register is available in all configurations.
Attributes	See the register summary in Table 3-151 on page 3-136 .

Figure 3-181 shows the bit assignments.




Figure 3-181 LAR bit assignments

Table 3-190 shows the bit assignments.

Table 3-190 LAR bit assignments

Bits	Name	Function
[31:0]	KEY	Software lock key value. 0xC5ACCE55 Clear the software lock. All other write values set the software lock.

3.15.40 Lock Status Register

The LSR characteristics are:

Purpose	Indicates the status of the lock control mechanism. This lock prevents accidental writes. When locked, write accesses are denied for all registers except for the LAR. The lock registers do not affect accesses from the external debug interface. This register reads as 0 when accessed from the external debug interface.
Usage constraints	There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-182](#) shows the bit assignments.




Figure 3-182 LSR bit assignments

[Table 3-191](#) shows the bit assignments.

Table 3-191 LSR bit assignments

Bits	Name	Function
[31:3]	Reserved	-
[2]	nTT	Register size indicator. Always 0. Indicates that the LAR is implemented as 32-bit.
[1]	SLK	Software Lock Status. Returns the present lock status of the device, from the current interface. 0 Indicates that write operations are permitted from this interface. 1 Indicates that write operations are not permitted from this interface. Read operations are permitted.
[0]	SLI	Software Lock Implemented. Indicates that a lock control mechanism is present from this interface. 0 Indicates that a lock control mechanism is not present from this interface. Write operations to the LAR are ignored. 1 Indicates that a lock control mechanism is present from this interface.

3.15.41 Authentication Status register

The AUTHSTATUS register characteristics are:

Purpose Reports the required security level and present status.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-183 on page 3-164](#) shows the bit assignments.




Figure 3-183 AUTHSTATUS register bit assignments

Table 3-192 shows the bit assignments.

Table 3-192 AUTHSTATUS register bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:6]	SNID	Always 0b00. The security level for Secure non-invasive debug is not implemented or is controlled elsewhere.
[5:4]	SID	Always 0b00 Secure invasive debug is not implemented or is controlled elsewhere.
[3:2]	NSNID	Indicates the security level for Non-secure non-invasive debug: 0b10 Disabled. 0b11 Enabled.
[1:0]	NSID	Indicates the security level for Non-secure invasive debug: 0b10 Disabled. 0b11 Enabled.

3.15.42 Device Configuration register

The DEVID register characteristics are:

- Purpose** Indicates the capabilities of the component.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in Table 3-151 on page 3-136.

Figure 3-184 shows the bit assignments.




Figure 3-184 DEVID register bit assignments

Copyright © 2011-2013, 2015 ARM. All rights reserved.
Non-Confidential

3-165

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	SUB	Sub-classification of the type of the debug component as specified in the <i>ARM® CoreSight™ Architecture Specification</i> within the major classification as specified in the MAJOR field. 0b0001 Indicates that this component is a cross-triggering component.
[3:0]	MAJOR	Major classification of the type of the debug component as specified in the <i>ARM® CoreSight™ Architecture Specification</i> for this debug and trace component. 0b0100 Indicates that this component allows a debugger to control other components in a CoreSight SoC-400 system.

3.15.44 Peripheral ID4 Register

The PIDR4 characteristics are:

- Purpose** Part of the set of peripheral identification registers. Contains part of the designer identity and the memory size.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-186](#) shows the bit assignments.




Figure 3-186 PIDR4 bit assignments

[Table 3-195](#) shows the bit assignments.

Table 3-195 PIDR4 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	SIZE	Always 0b0000. Indicates that the device only occupies 4KB of memory.
[3:0]	DES_2	Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the designer of the component. 0b0100 JEDEC continuation code.

3.15.45 Peripheral ID0 Register

The PIDR0 characteristics are:

- Purpose** Part of the set of peripheral identification registers. Contains part of the designer-specific part number.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-187](#) shows the bit assignments.




Figure 3-187 PIDR0 bit assignments

Table 3-196 shows the bit assignments.

Table 3-196 PIDR0 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PART_0	Bits[7:0] of the 12-bit part number of the component. The designer of the component assigns this part number. 0x06 Indicates bits[7:0] of the part number of the component.

3.15.46 Peripheral ID1 Register

The PIDR1 characteristics are:

Purpose Part of the set of peripheral identification registers. Contains part of the designer-specific part number and part of the designer identity.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-188](#) shows the bit assignments.




Figure 3-188 PIDR1 bit assignments

Table 3-197 shows the bit assignments.

Table 3-197 PIDR1 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	DES_0	Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the designer of the component. 0b1011 ARM. Bits[3:0] of the JEDEC JEP106 Identity Code.
[3:0]	PART_1	Bits[11:8] of the 12-bit part number of the component. The designer of the component assigns this part number. 0b1001 Indicates bits[11:8] of the part number of the component.

3.15.47 Peripheral ID2 Register

The PIDR2 characteristics are:

Purpose Part of the set of peripheral identification registers. Contains part of the designer identity and the product revision.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-189](#) shows the bit assignments.




Figure 3-189 PIDR2 bit assignments

[Table 3-198](#) shows the bit assignments.

Table 3-198 PIDR2 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	REVISION	0b0101 This device is at r1p0.
[3]	JEDEC	Always 1. Indicates that the JEDEC-assigned designer ID is used.
[2:0]	DES_1	Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the designer of the component. 0b011 ARM. Bits[6:4] of the JEDEC JEP106 Identity Code.

3.15.48 Peripheral ID3 Register

The PIDR3 characteristics are:

Purpose Part of the set of peripheral identification registers. Contains the REVAND and CMOD fields.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-190](#) shows the bit assignments.




Figure 3-190 PIDR3 bit assignments

Table 3-199 shows the bit assignments.

Table 3-199 PIDR3 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	REVAND	Indicates minor errata fixes specific to the revision of the component being used, for example metal fixes after implementation. In most cases, this field is 0b0000. ARM recommends that the component designers ensure that a metal fix can change this field if required, for example, by driving it from registers that reset to 0b0000. 0b0000 Indicates that there are no errata fixes to this component.
[3:0]	CMOD	Customer Modified. Indicates whether the customer has modified the behavior of the component. In most cases, this field is 0b0000. Customers change this value when they make authorized modifications to this component. 0b0000 Indicates that the customer has not modified this component.

3.15.49 Component ID0 Register

The CIDR0 characteristics are:

Purpose A component identification register that indicates the presence of identification registers.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in Table 3-151 on page 3-136.

Figure 3-191 shows the bit assignments.




Figure 3-191 CIDR0 bit assignments

Table 3-200 shows the bit assignments.

Table 3-200 CIDR0 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PRMBL_0	Preamble[0]. Contains bits[7:0] of the component identification code. 0x00 Bits[7:0] of the identification code.

3.15.50 Component ID1 Register

The CIDR1 characteristics are:

Purpose A component identification register that indicates the presence of identification registers. This register also indicates the component class.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-192](#) shows the bit assignments.




Figure 3-192 CIDR1 bit assignments

[Table 3-201](#) shows the bit assignments.

Table 3-201 CIDR1 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	CLASS	Class of the component, for example, whether the component is a ROM table or a generic CoreSight SoC-400 component. Contains bits[15:12] of the component identification code. 0b1001 Indicates that the component is a CoreSight SoC-400 component.
[3:0]	PRMBL_1	Preamble[1]. Contains bits[11:8] of the component identification code. 0b0000 Bits[11:8] of the identification code.

3.15.51 Component ID2 Register

The CIDR2 characteristics are:

Purpose A component identification register that indicates the presence of identification registers.

Usage constraints There are no usage constraints.

Configurations This register is available in all configurations.

Attributes See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-193](#) shows the bit assignments.




Figure 3-193 CIDR2 bit assignments

[Table 3-202](#) shows the bit assignments.

Table 3-202 CIDR2 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PRMBL_2	Preamble[2]. Contains bits[23:16] of the component identification code. 0x05 Bits[23:16] of the identification code.

3.15.52 Component ID3 Register

The CIDR3 characteristics are:

- Purpose** A component identification register that indicates the presence of identification registers.
- Usage constraints** There are no usage constraints.
- Configurations** This register is available in all configurations.
- Attributes** See the register summary in [Table 3-151 on page 3-136](#).

[Figure 3-194](#) shows the bit assignments.




Figure 3-194 CIDR3 bit assignments

[Table 3-203](#) shows the bit assignments.

Table 3-203 CIDR3 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PRMBL_3	Preamble[3]. Contains bits[31:24] of the component identification code. 0xB1 Bits[31:24] of the identification code.

3.16 DAP register summary

This section shows the following DAP component register summaries:

- [JTAG-AP register summary](#).
- [AHB-AP register summary](#).
- [AXI-AP register summary on page 3-173](#).
- [APB-AP register summary on page 3-173](#).
- [Debug port register summary on page 3-174](#).

3.16.1 JTAG-AP register summary

Table 3-204 shows the JTAG-AP register summary.

Table 3-204 JTAG-AP register summary

Offset	Type	Reset value	Name
0x00	RW	0x00000000	JTAG-AP Control/Status Word register, CSW, 0x00 on page 3-176 , CSW.
0x04	RW	0x00	JTAG-AP Port Select register, PORTSEL, 0x04 on page 3-177 , PORTSEL.
0x08	RW	0x00	JTAG-AP Port Status register, PSTA, 0x08 on page 3-177 , PSTA.
0x0C	-	-	Reserved.
0x10	RW	UNDEFINED	JTAG-AP Byte FIFO registers, BFIFOn, 0x10-0x1C on page 3-178 .
0x14	RW	UNDEFINED	
0x18	RW	UNDEFINED	
0x1C	RW	UNDEFINED	
0x20-0xF8	-	-	Reserved, SBZ.
0xFC	RO	0x24760010	JTAG-AP Identification Register, IDR on page 3-178 , IDR. Required by all access ports.

3.16.2 AHB-AP register summary

Table 3-205 shows the AHB-AP register summary.

Table 3-205 AHB-AP register summary

Offset	Type	Reset value	Name
0x00	RW	0x40000002	AHB-AP Control/Status Word register, CSW, 0x00 on page 3-179 , CSW.
0x04	RW	0x00000000	AHB-AP Transfer Address Register, TAR, 0x04 on page 3-181 , TAR.
0x08	-	-	Reserved, SBZ.
0x0C	RW	-	AHB-AP Data Read/Write register, DRW, 0x0C on page 3-181 , DRW.
0x10	RW	-	AHB-AP Banked Data registers, BD0-BD03, 0x10-0x1C on page 3-181 .
0x14	RW	-	
0x18	RW	-	
0x1C	RW	-	

Table 3-205 AHB-AP register summary (continued)

Offset	Type	Reset value	Name
0x20-0xF7	-	-	Reserved, SBZ.
0xF8	RO	IMPLEMENTATION DEFINED	<i>AHB-AP Debug Base Address register, ROMBASE, 0xF8 on page 3-182.</i>
0xFC	RO	0x64770001	<i>AHB-AP Identification Register, IDR, 0xFC on page 3-182, IDR.</i>

3.16.3 AXI-AP register summary

Table 3-206 shows the AXI-AP register summary.

Table 3-206 AXI-AP register summary

Offset	Type	Reset value	Name
0x00	RW	-	<i>AXI-AP Control/Status Word register on page 3-183, CSW.</i>
0x04	RW	-	<i>AXI-AP Transfer Address Register on page 3-184, TAR.</i>
0x08	RW	-	
0x0C	RW	-	<i>AXI-AP Data RW register on page 3-185, DRW.</i>
0x10	RW	-	<i>AXI-AP Banked Data registers on page 3-186.</i>
0x14	RW	-	
0x18	RW	-	
0x1C	RW	-	
0x20	RW	-	<i>AXI-AP ACE Barrier Transaction register on page 3-186.</i>
0x24-0xEC	-	-	Reserved, SBZ.
0xF0	RO	-	<i>AXI-AP Debug Base Address register, BASE [63:32] on page 3-187.</i>
0xF4	RO	-	<i>AXI-AP Configuration register on page 3-188</i>
0xF8	RO	-	<i>AXI-AP Debug Base Address register, BASE [31:0] on page 3-188.</i>
0xFC	RO	-	<i>AXI-AP Identification Register, IDR on page 3-189.</i>

3.16.4 APB-AP register summary

Table 3-207 shows the APB-AP register summary.

Table 3-207 APB-AP register summary

Offset	Type	Reset value	Name
0x00	RW	0x00000002	<i>APB-AP Control/Status Word register, CSW, 0x00 on page 3-189, CSW.</i>
0x04	RW	0x00000000	<i>APB-AP Transfer Address Register, TAR, 0x04 on page 3-191, TAR.</i>
0x08	-	-	Reserved, SBZ.
0x0C	RW	-	<i>APB-AP Data Read/Write register, DRW, 0x0C on page 3-192, DRW.</i>

Table 3-207 APB-AP register summary (continued)

Offset	Type	Reset value	Name
0x10	RW	-	<i>APB-AP Banked Data registers, BD0-BD3, 0x10-0x1C on page 3-192.</i>
0x14	RW	-	
0x18	RW	-	
0x1C	RW	-	
0x20-0xF4	-	-	Reserved, SBZ.
0xF8	RO	0x80000003	<i>APB-AP Debug Base Address register, BASE, 0xF8 on page 3-192, BASE.</i>
0xFC	RO	0x44770002	<i>APB-AP Identification Register on page 3-192, IDR.</i>

3.16.5 Debug port register summary

Table 3-208 shows the DP register summary, and summarizes which registers are implemented on a JTAG-DP and which are implemented on an SW-DP.

Table 3-208 Debug port register summary

Name	JTAG-DP	SW-DP	Description
ABORT	Yes	Yes	AP Abort Register. See <i>AP Abort register, ABORT</i> on page 3-193.
IDCODE	Yes	No	ID Code Register. See <i>Identification Code register, IDCODE</i> on page 3-194.
DPIDR	No	Yes	Debug Port Identification Register. See <i>Debug Port Identification Register, DPIDR</i> on page 3-195.
CTRL/STAT	Yes	Yes	Control/Status Register. See <i>Control/Status register, CTRL/STAT</i> on page 3-196.
SELECT	Yes	Yes	AP Select Register. See <i>AP Select register, SELECT</i> on page 3-198.
RDBUFF	Yes	Yes	Read Buffer Register. See <i>Read Buffer register, RDBUFF</i> on page 3-199.
DLCR	No	Yes	Data Link Control Register. See <i>Data Link Control Register, DLCR (SW-DP only)</i> on page 3-200.
TARGETID	No	Yes	Target Identification Register. See <i>Target Identification register, TARGETID (SW-DP only)</i> on page 3-201.
DLPIDR	No	Yes	Data Link Protocol Identification Register. See <i>Data Link Protocol Identification Register, DLPIDR (SW-DP only)</i> on page 3-202.
RESEND	No	Yes	Read Resend Register. See <i>Read Resend register, RESEND (SW-DP only)</i> on page 3-203.

JTAG-DP register summary

Table 3-209 shows all implemented registers accessible through the JTAG interface. All other *Instruction Register* (IR) instructions are implemented as BYPASS. An external TAP controller must be implemented in accordance with the *ARM® Debug Interface Architecture Specification, ADIV5.0 to ADIV5.2*, if more IR registers are required, for example, JTAG TAP boundary scan. See *JTAG-DP register descriptions* on page 3-203.

Table 3-209 JTAG-DP register summary

4-bit IR instruction value ^a	8-bit IR instruction value ^b	JTAG-DP register	DR scan width	Description
0b1000	0b11111000	ABORT	35	JTAG-DP Abort Register, ABORT.
0b1010	0b11111010	DPACC	35	JTAG DP/AP Access Registers, DPACC/APACC.
0b1011	0b11111011	APACC	35	
0b1110	0b11111110	IDCODE	32	JTAG Device ID Code Register, IDCODE.
0b1111	0b11111111	BYPASS	1	JTAG Bypass Register, BYPASS.

a. cxdapswjdp implemented with parameter IRLN8=0.

b. cxdapswjdp implemented with parameter IRLN8=1.

Note

When the cxdapswjdp is implemented with an 8-bit Instruction Register, the instruction encodings are sign-extended versions of the original 4-bit IR encodings.

3.17 DAP register descriptions

This section describes the following DAP component registers and their bit assignments:

- [JTAG-AP register descriptions](#).
- [AHB-AP register descriptions on page 3-179](#).
- [AXI-AP registers descriptions on page 3-182](#).
- [APB-AP registers description on page 3-189](#).
- [Debug port implementation-specific registers on page 3-193](#).

3.17.1 JTAG-AP register descriptions

All the registers are described in *ARM® Debug Interface Architecture Specification, ADIV5.0 to ADIV5.2*.

JTAG-AP Control/Status Word register, CSW, 0x00

Purpose Configures and controls transfers through the JTAG interface.

Attributes See [DAP register summary on page 3-172](#).

Figure 3-195 shows the bit assignments.




Figure 3-195 JTAG-AP CSW register bit assignments

Table 3-210 shows the bit assignments. The register must not be modified while there are outstanding commands in the Write FIFO.

Table 3-210 JTAG-AP CSW register bit assignments

Bits	Type	Name	Function
[31]	RO	SERACTV	JTAG serializer active. The reset value is 0b0.
[30:28]	RO	WFIFOCNT	Outstanding write FIFO byte count. The reset value is 0b000.
[27]	-	-	Reserved, SBZ.
[26:24]	RO	RFIFOCNT	Outstanding read FIFO byte count. The reset value is 0b000.
[23:4]	-	-	Reserved, SBZ.
[3]	RO	PORTCONNECTED	PORT connected. AND of portconnected inputs of currently selected ports. The reset value is 0.

Table 3-210 JTAG-AP CSW register bit assignments (continued)

Bits	Type	Name	Function
[2]	RO	SRSTCONNECTED ^a	SRST connected. AND of srstconnected inputs of currently selected ports. If multiple ports are selected, it is the AND of all the srstconnected inputs from the selected ports. The reset value is 0.
[1]	RW	TRST_OUT	TRST assert, not self clearing. The JTAG TAP controller reset. The reset value is 0.
[0]	RW	SRST_OUT	SRST assert, not self clearing. Core reset. The reset value is 0.

a. **SRSTCONNECTED** is a strap pin on the multiplexer inputs. It is set to 1 to indicate that the target JTAG device supports individual SRST controls.

JTAG-AP Port Select register, PORTSEL, 0x04

Purpose Enables ports if connected and the slave port is currently enabled. The Port Select register must be written when the following conditions are met:

- The TCK engine is idle.
- **SERACTV** is 0.
- **WFIFO** and **WFIFOCNT** are 0, that is, they are empty.

Writing at other times can generate UNPREDICTABLE results.

Attributes See [DAP register summary on page 3-172](#).

Figure 3-196 shows the bit assignments.

31								7		0
Reserved								PORTSEL		

Figure 3-196 JTAG-AP Port Select register bit assignments

Table 3-211 shows the bit assignments.

Table 3-211 JTAG-AP Port Select register bit assignments

Bits	Type	Name	Function
[31:8]	-	-	Reserved SBZ.
[7:0]	RW	PORTSEL	Port Select. The reset value is 0x00.

JTAG-AP Port Status register, PSTA, 0x08

Purpose A sticky register that captures the state of a connected and selected port on every clock cycle. If a connected and selected port is disabled or powered down, even transiently, the corresponding bit in the Port Status register is set. It remains 1 until the corresponding bit is set o 1.

Attributes See [DAP register summary on page 3-172](#).

Figure 3-197 shows the bit assignments.



Figure 3-197 JTAG-AP Port Status register bit assignments

Table 3-212 shows the bit assignments.

Table 3-212 JTAG-AP Port Status register bit assignments

Bits	Type	Name	Function
[31:8]	-	-	Reserved, SBZ.
[7:0]	RW	PSTA	Port Status. The reset value is 0x00.

JTAG-AP Byte FIFO registers, BFIFO_n, 0x10-0x1C

Purpose Word interface to one, two, three, or four parallel byte entries in the byte command FIFO, LSB first. The DAP internal bus is a 32-bit interface with no SIZE field. An address decoding designates size, because the JTAG-AP engine JTAG protocol is byte encoded. Writes to the BFIFO_x that are larger than the current write FIFO depth stall on **dapready** in normal mode. Reads to the BFIFO_x that are larger than the current read FIFO depth stall on **dapready** in normal mode. For reads less than the full 32 bits, the upper bits are 0. For example, for a 24-bit read, **daprddata**[31:24] is 0x00.

Attributes See *DAP register summary on page 3-172*.

JTAG-AP Identification Register, IDR

Figure 3-198 shows the bit assignments.




Figure 3-198 JTAG-AP Identification Register bit assignments

Table 3-213 shows the bit assignments.

Table 3-213 JTAG-AP Identification Register bit assignments

Bits	Type	Name	Value	Function
[31:28]	RO	Revision	0x3	r0p4
[27:24]	RO	JEDEC bank	0x4	Designed by ARM
[23:17]	RO	JEDEC code	0x3B	Designed by ARM

Table 3-213 JTAG-AP Identification Register bit assignments (continued)

Bits	Type	Name	Value	Function
[16]	RO	Mem AP	0x0	Is not a Mem AP
[15:8]	-	Reserved	0x00	-
[7:0]	RO	Identity value	0x10	JTAG-AP

3.17.2 AHB-AP register descriptions

This section describes the registers used to program the AHB-AP. It contains the following registers:

- [AHB-AP Control/Status Word register, CSW, 0x00](#).
- [AHB-AP Transfer Address Register, TAR, 0x04](#) on page 3-181.
- [AHB-AP Data Read/Write register, DRW, 0x0C](#) on page 3-181.
- [AHB-AP Banked Data registers, BD0-BD03, 0x10-0x1C](#) on page 3-181.
- [AHB-AP Debug Base Address register, ROMBASE, 0xF8](#) on page 3-182.
- [AHB-AP Identification Register, IDR, 0xFC](#) on page 3-182.

AHB-AP Control/Status Word register, CSW, 0x00

Purpose Configures and controls transfers through the AHB interface.

Attributes See [DAP register summary](#) on page 3-172.

[Figure 3-199](#) shows the bit assignments.




Figure 3-199 AHB-AP CSW register bit assignments

[Table 3-214](#) shows the bit assignments.

Table 3-214 AHB-AP Control/Status Word register bit assignments

Bits	Type	Name	Function
[31]	-	-	Reserved SBZ.
[30]	RW	SProt	Specifies that a Secure transfer is requested. SProt HIGH indicates a Non-secure transfer. SProt LOW indicates a Secure transfer. <ul style="list-style-type: none"> • If this bit is LOW, and spiden is HIGH, hprot[6] is asserted LOW on an AHB transfer. • If this bit is LOW, and spiden is LOW, hprot[6] is asserted HIGH and the AHB transfer is not initiated. • If this bit is HIGH, the state of spiden is ignored. hprot[6] is HIGH. The reset value is 1. This field is Non-secure.
[29]	-	-	Reserved, SBZ.

Table 3-214 AHB-AP Control/Status Word register bit assignments (continued)

Bits	Type	Name	Function
[28:24]	RW	Prot	Specifies the protection signal encoding to be output on hprot[4:0] . The reset value is 0b00011. This field is Non-secure, non-exclusive, non-cacheable, non-bufferable, and privileged.
[23]	RO	SPIStatus	Indicates the status of the spiden port. If SPIStatus is LOW, no Secure AHB transfers are carried out.
[22:12]	-	-	Reserved, SBZ.
[11:8]	RW	Mode	Specifies the mode of operation. 0b0000 Normal download or upload model. 0b0001-0b1111 Reserved, SBZ. The reset value is 0b0000.
[7]	RO	TrInProg	Transfer in progress. This field indicates whether a transfer is currently in progress on the AHB master port.
[6]	RO	DbgStatus	Indicates the status of the dbgen port. If DbgStatus is LOW, no AHB transfers are carried out. 1 AHB transfers permitted. 0 AHB transfers not permitted.
[5:4]	RW	AddrInc	Auto address increment and packing mode on RW data access. Only increments if the current transaction completes without an error response and the transaction is not aborted. Auto address incrementing and packed transfers are not performed on access to Banked Data registers, 0x10-0x1C. The status of these bits is ignored in these cases. Incrementing and wrapping is performed within a 1KB address boundary, for example, for word incrementing from 0x1400-0x17FC. If the start is at 0x14A0, then the counter increments to 0x17FC, wraps to 0x1400, then continues incrementing to 0x149C. 0b00 Auto increment OFF. 0b00 Increment, single. Single transfer from corresponding byte lane. 0b10 Increment, packed. Word Same effect as single increment. Byte or halfword Packs four 8-bit transfers or two 16-bit transfers into a 32-bit DAP transfer. Multiple transactions are carried out on the AHB interface. 0b11 Reserved, SBZ. No transfer. Size of address increment is defined by the Size field, bits [2:0]. The reset value is 0b00.
[3]	RW	-	Reserved, SBZ. The reset value is 0.
[2:0]	RW	Size	Size of the data access to perform. 0b000 8 bits. 0b001 16 bits. 0b010 32 bits. 0b011- 0b111 Reserved, SBZ. The reset value is 0b010.

AHB-AP Transfer Address Register, TAR, 0x04

Table 3-215 shows the bit assignments.

Table 3-215 AHB-AP Transfer Address register bit assignments

Bits	Type	Name	Function
[31:0]	RW	Address	Address of the current transfer. The reset value is 0x00000000.

AHB-AP Data Read/Write register, DRW, 0x0C

Table 3-216 shows the bit assignments.

Table 3-216 AHB-AP Data Read/Write register bit assignments

Bits	Type	Name	Function
[31:0]	RW	Data	Write mode Data value to write for the current transfer. Read mode Data value that is read from the current transfer.

AHB-AP Banked Data registers, BD0-BD03, 0x10-0x1C

Purpose BD0-BD3 provide a mechanism for directly mapping through DAP accesses to AHB transfers without having to rewrite the TAR within a four-location boundary. BD0 is RW from TA. BD1 is RW from TA+4.

Attributes See [DAP register summary on page 3-172](#).

Table 3-217 shows the bit assignments.

Table 3-217 Banked Data register bit assignments

Bits	Type	Name	Function
[31:0]	RW	Data	<p>If dapcaddr[7:4] = 0x0001, it is accessing AHB-AP registers in the range 0x10-0x1C, and the derived haddr[31:0] is:</p> <p>Write mode Data value to write for the current transfer to external address TAR[31:4] + dapcaddr[3:2] + 0b00.</p> <p>Read mode Data value that is read from the current transfer from external address TAR[31:4] + dapcaddr[3:2] + 0b00.</p> <p>Auto address incrementing is not performed on DAP accesses to BD0-BD3.</p> <p>Banked transfers are only supported for word transfers. Non-word banked transfers are reserved and UNPREDICTABLE. Transfer size is currently ignored for banked transfers.</p>

AHB-AP Debug Base Address register, ROMBASE, 0xF8

Table 3-218 shows the bit assignments.

Table 3-218 AHB-AP Debug Base Address register bit assignments

Bits	Type	Name	Function
[31:0]	RO	Debug AHB ROM Base Address	Base address of a ROM table. Bit[1] is always 1, and the other bits are set to the tie-off value on the static input port, rombaseaddr . The ROM provides a look-up table for system components. Set bit[0] to 1 if there are debug components on this bus.

AHB-AP Identification Register, IDR, 0xFC

Figure 3-200 shows the bit assignments.




Figure 3-200 AHB-AP Identification Register bit assignments

Table 3-219 shows the bit assignments.

Table 3-219 AHB-AP Identification Register bit assignments

Bits	Type	Name	Value	Function
[31:28]	RO	Revision	0x8	r0p9
[27:24]	RO	JEDEC bank	0x4	Designed by ARM
[23:17]	RO	JEDEC code	0x3B	Designed by ARM
[16]	RO	Mem AP	0x1	Is a Mem AP
[15:8]	-	Reserved	0x00	-
[7:0]	RO	Identity value	0x01	AHB-AP

3.17.3 AXI-AP registers descriptions

This section describes the following AXI-AP registers:

- [AXI-AP Control/Status Word register on page 3-183.](#)
- [AXI-AP Transfer Address Register on page 3-184.](#)
- [AXI-AP Data RW register on page 3-185.](#)
- [AXI-AP Banked Data registers on page 3-186.](#)
- [AXI-AP ACE Barrier Transaction register on page 3-186.](#)
- [AXI-AP Debug Base Address register on page 3-187.](#)
- [AXI-AP Configuration register on page 3-188.](#)
- [AXI-AP Identification Register, IDR on page 3-189.](#)

AXI-AP Control/Status Word register

Purpose Configures and controls transfers through the AXI interface.

Attributes See [DAP register summary on page 3-172](#).

Figure 3-201 shows the bit assignments.




Figure 3-201 AXI-AP CSW register bit assignments

Table 3-220 shows the bit assignments.

Table 3-220 AXI-AP CSW register bit assignments

Bits	Type	Name	Reset value	Function
[31]	-	Reserved	-	-
[30:28]	RW	Prot	0b011	Specifies protection encoding as AMBA AXI protocol describes.
[27:24]	RW	Cache	0b0000	Specifies the cache encoding as AMBA AXI protocol describes.
[23]	RO	SPIStatus	-	Indicates the status of the spiden port. If SPIStatus is LOW, then no Secure AXI transfers are carried out.
[22:15]	-	Reserved	-	-
[14:13]	RW	Domain	0b11	Shareable transaction encoding for ACE. 0b00 Non-shareable. 0b01 Shareable, inner domain, includes additional masters. 0b10 Shareable, outer domain, also includes inner or additional masters. 0b11 Shareable, system domain, all masters included.
Note In revisions of AXI-AP prior to r0p3, this field was reset to 0b00. ARM recommends that you set this field to a valid value before issuing any AXI transactions, for compatibility with revisions prior to r0p3.				
[12]	RW	ACEEnable	0b0	Enable ACE transactions, including barriers. 0 Disable. 1 Enable.
[11:8]	RW	Mode	0b0000	Specifies the mode of operation: 0b0000 Normal download or upload. 0b0001 Barrier transaction. 0b0010-0b1111 Reserved, SBZ.

Table 3-220 AXI-AP CSW register bit assignments (continued)

Bits	Type	Name	Reset value	Function
[7]	RO	TrInProg	-	Transfer in progress. This field indicates whether a transfer is currently in progress on the AXI master port.
[6]	RO	DbgStatus		<p>Indicates the status of DBGEN port. If DbgStatus is LOW, then no AXI transfers are carried out.</p> <p>0 AXI transactions are stopped.</p> <p>1 AXI transactions are permitted.</p>
[5:4]	RW	AddrInc	0b00	<p>Auto address increment and packing mode on RW data access. Only increments if the current transaction completes without an Error response and the transaction is not aborted.</p> <p>Auto address incrementing and packed data transfers are not performed on access to banked data registers 0x10-0x1C. The status of these bits is ignored in these cases.</p> <p>The following values represent the increments and wraps within a 1K address boundary:</p> <p>0b00 Auto increment OFF.</p> <p>0b01 Single increment. Single transfer from byte lane.</p> <p>0b10 Increment packed.</p> <p>Word Same effect as single increment.</p> <p>Byte or Halfword Packs of four 8-bit transfers or two 16-bit transfers into a 32-bit DAP transfer.</p> <p>0b11 Reserved, no transfer.</p> <p>The size of address increment is defined by the Size field.</p>
[3]	-	Reserved		-
[2:0]	RW	Size	0b010	<p>Size of the data access to perform.</p> <p>0b000 8-bit.</p> <p>0b001 16-bit.</p> <p>0b010 32-bit.</p> <p>0b011 64-bit.</p> <p>0b100-0b111 Reserved, SBZ.</p>

AXI-AP Transfer Address Register

Purpose	Defines the current address of the transfer.
----------------	--

- For a 32-bit address, this contains the entire address value.
- For an LPAAE, this contains only the lower 32 bits of the address.

Attributes See *DAP register summary* on page 3-172.

Figure 3-202 shows the bit assignments.




Figure 3-202 AXI-AP Transfer Address register bit assignments

Table 3-221 shows the bit assignments.

Table 3-221 AXI-AP Transfer Address register bit assignments

Bits	Type	Name	Reset value	Function
[63:32]	RW	Address	0x00000000	Address of the current transfer.
[31:0]	RW	Address	0x00000000	Address of the current transfer.

AXI-AP Data RW register

Purpose Stores the read data to be read for a read transfer. For a write transfer, write data must be written in the register.

Attributes See *DAP register summary on page 3-172*.

Figure 3-203 shows the bit assignments.



Figure 3-203 AXI-AP Data RW register bit assignments

Table 3-222 shows the bit assignments.

Table 3-222 AXI-AP Data RW register bit assignments

Bits	Type	Name	Function
[31:0]	RW	Data	For 32-bit data access on the AXI-interface, store or write the 32 bits of data into this register once. Read mode Data value read from the current transfer. Write mode Data value to write for the current transfer.

Note

For 64-bit access, multiple accesses must be initiated to DRW to make a single AXI access.

Read The first read of DRW in a sequence initiates a memory access. The first read returns the lower 32 bits of data. Subsequent read access returns the upper 32 bits of data. If a write to the CSW or TAR is initiated before the sequence completes, then the read access is terminated, and read data is no longer available.

Write The first write to DRW specifies the lower 32 bits of data to be written. Subsequent write access specifies the upper 32 bits to be written. If a write to the CSW is initiated before the sequence completes, then the write access is not initiated on the AXI interface.

- Combining partial reads and writes in a sequence terminates the earlier access. Also, the latest access is not recognized.
- Any write access to the CSW register, TAR, or to any other register in the AP during a sequence terminates the ongoing access. Also, the current access is not recognized.
- If a write sequence is terminated, then there is no write on the AXI interface.

AXI-AP Banked Data registers

Purpose BD0-3 provide a mechanism for direct mapping through DAP accesses to AXI transfers without having to rewrite the TAR within a 4-location boundary. For example, BD0 reads and writes from TAR. BD1 reads and writes from TAR+4. This is applicable for a 32-bit access.

Attributes See [DAP register summary on page 3-172](#).

Figure 3-204 shows the bit assignments.




Figure 3-204 AXI-AP Banked DATA register bit assignments

Table 3-223 shows the bit assignments.

Table 3-223 AXI-AP Banked Data registers bit assignments

Bits	Type	Name	Function
[31:0]	RW	Data	<p>If dapcaddr[7:4] = 0x0001, it is accessing AXI-AP registers in the range 0x10-0x1C, and the derived ADDR[ADDR_WIDTH-1:0] in RW, 32-bit mode is as follows:</p> <ul style="list-style-type: none"> For a 32-bit address mode, the external address is TAR[31:4] + DAPADDR[3:2] + 0b00. For the LPAE mode, the external address is TAR[63:4] + DAPADDR[3:2] + 0b00. <p>Auto address incrementing is not performed on DAP accesses to BD0-BD3.</p> <p>Banked transfers are only supported for word transfers for 32-bit data. Non-word banked transfers are reserved and UNPREDICTABLE. Transfer size is ignored for banked transfers.</p>

AXI-AP ACE Barrier Transaction register

Purpose Enables or disables the ACE barrier transactions.

Attributes See [DAP register summary on page 3-172](#).

Figure 3-205 shows the bit assignments.




Figure 3-205 ACE Barrier Transaction register bit assignments

Table 3-224 shows the bit assignments.

Table 3-224 ACE Barrier Transaction register bit assignments

Bits	Type	Name	Reset value	Function
[31:3]	-	Reserved		-
[2:1]	RW	BarTran	0b00	Barrier transactions. 0b00 Barrier with normal access. 0b01 Memory barrier. 0b10 Reserved. 0b11 Synchronization barrier.
[0]	RW	TrgBarTran	0b0	The possible values are: 0 Disable barrier transaction. 1 Enable barrier transaction.

AXI-AP Debug Base Address register

Purpose Provides an index into the connected memory-mapped resource. It points to one of these resources:

- The start of a set of debug registers.
- The ROM table that describes the connected debug component.

When the long address extension is implemented, the Debug Base Address Register is:

- A 64-bit register.
- Split between offsets 0xF0 and 0xF8 in the register space.
- The third register in the last register bank 0xF:
 - BASE[63:32] are at offset 0xF0.
 - BASE[31:0] are at offset 0xF8.

Attributes See *DAP register summary on page 3-172*.

AXI-AP Debug Base Address register, BASE [63:32]

Figure 3-206 shows the bit assignments for BASE[63:32].



Figure 3-206 AXI-AP Debug Base Address register, BASE[63:32] bit assignments

Table 3-225 shows the bit assignments for BASE[63:32].

Table 3-225 AXI-AP Debug Base Address register, BASE[63:32] bit assignments

Bits	Type	Name	Function
[63:32]	RO	Debug Base Address bits [63:32]	Base address of either debug ROM table or start of a set of debug registers. The ROM table provides a look-up table for system components. The base address is set to the tie-off value on the static input port, rombaseaddru[31:0] .

AXI-AP Debug Base Address register, BASE [31:0]

Figure 3-207 shows the bit assignments for BASE[31:0].




Figure 3-207 AXI-AP Debug Base Address register, BASE[31:0] bit assignments

Table 3-226 shows the bit assignments for BASE[31:0].

Table 3-226 AXI-AP Debug Base Address register, BASE[31:0] bit assignments

Bits	Type	Name	Function
[31:0]	RO	Debug Base Address bits [31:0]	Base address of either debug ROM table or start of a set of debug registers. The ROM table provides a look-up table for system components. Bit[1] is always 1, and the other bits are set to the tie-off value on the static input port, rombaseaddr [31:0]. Set bit[0] to 1 if there are debug components on this bus.

AXI-AP Configuration register

Purpose Provides information about the revision.

Attributes See *DAP register summary on page 3-172*.

Figure 3-208 shows the bit assignments.




Figure 3-208 AXI-AP Configuration register bit assignments

Table 3-227 shows the bit assignments.

Table 3-227 AXI-AP Configuration register bit assignments

Bits	Type	Name	Function
[31:3]	-	Reserved	-
[2]	RO	LD	Large data. Indicates support for data items larger than 32 bits. 0 Only 8, 16, 32-bit data items are supported. 1 Support for 64-bit data item in addition to 8, 16, 32-bit data.
[1]	RO	LA	Long address. Indicates support for greater than 32 bits of addressing. 0 32 or fewer bits of addressing. Registers 0x08 and 0xF0 are reserved. 1 64 or fewer bits of addressing. TAR.l and DBAR.l occupy two locations, at 0x04 and 0x08, and at 0xF8 and 0xF0 respectively.
[0]	RO	BE	Big-endian. Always read as 0, because AXI-AP supports little-endian.

AXI-AP Identification Register, IDR

Purpose Provides information about revision.

Attributes See [DAP register summary on page 3-172](#).

Figure 3-209 shows the bit assignments.




Figure 3-209 AXI-AP Identification Register bit assignments

Table 3-228 shows bit assignments.

Table 3-228 AXI-AP Identification Register bit assignments

Bits	Type	Name	Reset value	Function
[31:28]	RO	Revision	0x4	r1p1.
[27:24]	RO	JEDEC Bank	0x4	Designed by ARM.
[23:17]	RO	JEDEC Code	0x3B	Designed by ARM.
[16]	RO	Mem AP	0x1	Mem AP.
[15:8]	-	Reserved	0x00	-
[7:0]	RO	Identity value	0x04	AXI-AP.

3.17.4 APB-AP registers description

This section describes the following APB-AP registers:

- [APB-AP Control/Status Word register, CSW, 0x00](#).
- [APB-AP Transfer Address Register, TAR, 0x04 on page 3-191](#).
- [APB-AP Data Read/Write register, DRW, 0x0C on page 3-192](#).
- [APB-AP Banked Data registers, BD0-BD3, 0x10-0x1C on page 3-192](#).
- [APB-AP Debug Base Address register, BASE, 0xF8 on page 3-192](#).
- [APB-AP Identification Register on page 3-192](#).

APB-AP Control/Status Word register, CSW, 0x00

Purpose Configures and controls transfers through the APB interface.

Attributes See [DAP register summary on page 3-172](#).

Figure 3-210 on page 3-190 shows the bit assignments.




Figure 3-210 APB-AP Control/Status Word register bit assignments

Table 3-229 shows the bit assignments.

Table 3-229 APB Control/Status Word register bit assignments

Bits	Type	Name	Function
[31]	RW	DbgSwEnable	Software access enable. Drives pdbgswen to enable or disable software access to the Debug APB bus in the APB interconnect. 0 Disable software access. 1 Enable software access. The reset value is 0. On exit from reset, the default value is 1 to enable software access.
[30:12]	-	-	Reserved, SBZ.
[11:8]	RW	Mode	Specifies the mode of operation. 0b0000 Normal download or upload model. 0b0001-0b1111 Reserved, SBZ. The reset value is 0b0000.
[7]	RO	TrInProg	Transfer in progress. This field indicates whether a transfer is currently in progress on the APB master port.
[6]	RO	DeviceEn	Indicates the status of the deviceen input. <ul style="list-style-type: none"> If APB-AP is connected to the Debug APB, a bus connected only to debug and trace components, it must be permanently enabled by tying deviceen HIGH. This ensures that trace components can still be programmed when dbgen is LOW. In practice, the APB-AP is normally used in this way. If APB-AP is connected to a system APB dedicated to the Non-secure world, deviceen must be connected to dbgen. If APB-AP is connected to a system APB dedicated to the Secure world, deviceen must be connected to spiden.

Table 3-229 APB Control/Status Word register bit assignments (continued)

Bits	Type	Name	Function
[5:4]	RW	AddrInc	<p>Auto address increment and packing mode on Read or Write data access. Increment occurs in word steps. Does not increment if the transaction completes with an error response or the transaction is aborted.</p> <p>Auto address incrementing is not performed on accesses to banked data registers 0x10-0x1C.</p> <p>The status of these bits is ignored in this case.</p> <p>0b11 Reserved.</p> <p>0b10 Reserved.</p> <p>0b01 Increment.</p> <p>0b00 Auto increment OFF.</p> <p>The reset value is 0b00.</p>
[3]	-	-	Reserved, SBZ.
[2:0]	RO	Size	<p>Size of the access to perform.</p> <p>Fixed at 0b010, 32 bits.</p> <p>The reset value is 0b010.</p>

APB-AP Transfer Address Register, TAR, 0x04

Purpose	Holds the address of the current transfer.
----------------	--

Attributes See *DAP register summary* on page 3-172.

Figure 3-211 shows the bit assignments.




Figure 3-211 APB-AP Transfer Address register bit assignments

Writes to the TAR from the DAP interface, write to bits [31:2] only. Bits [1:0] of **dapwdata** are ignored on writes to the TAR.

Table 3-230 shows the bit assignments.

Table 3-230 APB-AP Transfer Address register bit assignments

Bits	Type	Name	Function
[31:2]	RW	Address[31:2]	Address[31:2] of the current transfer. paddr[31:2] =TAR[31:2] for accesses from Data RW Register at 0x0C. paddr[31:2] =TAR[31:4]+ dapcaddr[3:2] for accesses from Banked Data Registers at 0x10-0x1C and 0x0C.
[1:0]	-	Reserved, SBZ	Set to 0b00. SBZ/RAZ.

APB-AP Data Read/Write register, DRW, 0x0C

Table 3-231 shows the bit assignments.

Table 3-231 ABP-AP Data Read/Write register bit assignments

Bits	Type	Name	Function
[31:0]	RW	Data	The possible modes are: Write mode Data value to write for the current transfer. Read mode Data value read from the current transfer.

APB-AP Banked Data registers, BD0-BD3, 0x10-0x1C

Purpose BD0-BD3 provide a mechanism for directly mapping through DAP accesses to APB transfers without having to rewrite the TAR within a four-word boundary. For example, BD0 RW from TAR, and BD1 from TAR+4.

Attributes See *DAP register summary* on page 3-172.

Table 3-232 shows the bit assignments.

Table 3-232 APB-AP Banked Data registers bit assignments

Bits	Type	Name	Function
[31:0]	RW	Data	If dapcaddr[7:4] = 0x0001, it is accessing APB-AP registers in the range 0x10-0x1C, and the derived paddr[31:0] is: Write mode Data value to write for the current transfer to external address TAR[31:4] + dapcaddr[3:2] + 0b00. Read mode Data value read from the current transfer from external address TAR[31:4] + dapcaddr[3:2] + 0b00. Auto address incrementing is not performed on DAP accesses to BD0-BD3. The reset value is 0x00000000.

APB-AP Debug Base Address register, BASE, 0xF8

Table 3-223 on page 3-186 shows the bit assignments.

Table 3-233 Debug Base Address register bit assignments

Bits	Type	Name	Function
[31:0]	RO	Debug APB ROM Address	Base address of a ROM table. The ROM provides a look-up table for system components. Bit[1] is SBO. Set bit[0] to 1 if there are debug components on this bus. For most debug APB systems, this value is 0x80000003.

APB-AP Identification Register

Figure 3-212 on page 3-193 shows the bit assignments.




Figure 3-212 APB-AP Identification register bit assignments

Table 3-234 shows the bit assignments.

Table 3-234 APB-AP Identification register bit assignments

Bits	Type	Name
[31:28]	RO	Revision. 0x5. This component is at r1p0.
[27:24]	RO	JEDEC bank. 0x4 indicates ARM.
[23:17]	RO	JEDEC code. 0x3B indicates ARM.
[16]	RO	Memory AP. 0x1 indicates a standard register map is used.
[15:8]	-	Reserved, SBZ.
[7:0]	RO	Identity value. The reset value is 0x02 for APB-AP.

3.17.5 Debug port implementation-specific registers

This section describes the implementation-specific registers.

AP Abort register, ABORT

Purpose	Present in all debug port implementations. It forces a DAP abort on SW-DP. It also clears error and sticky flag conditions. The AP Abort is always accessible, and returns an OK response if a valid transaction is received.
JTAG-DP	It is at address 0x0 when the IR contains ABORT.
SW-DP	It is at address 0x0 on write operations when the APnDP bit is equal to 0. Access to ABORT is not affected by the value of the CTRLSEL bit in the Select Register.

Attributes See *DAP register summary* on page 3-172.

Accesses to this register always complete on the first attempt.

Figure 3-213 shows the bit assignments.




Figure 3-213 JTAG-DP ABORT bit assignments

Figure 3-214 on page 3-194 shows the bit assignments.




Figure 3-214 SW-DP ABORT bit assignments

Table 3-235 shows the bit assignments.

Table 3-235 ABORT register bit assignments

Bits	Function	Description
[31:5]	-	Reserved, SBZ.
[4]	ORUNERRCLR ^a	Setting this bit to 1 sets the STICKYORUN overrun error flag ^b to 0.
[3]	WDERRCLR ^a	Setting this bit to 1 sets the WDATAERR write data error flag ^b to 0.
[2]	STKERRCLR ^a	Setting this bit to 1 sets the STICKYERR sticky error flag ^b to 0.
[1]	STKMPCLR ^a	Setting this bit to 1 sets the STICKYCMP sticky compare flag ^b to 0.
[0]	DAPABORT	Setting this bit to 1 generates a DAP abort, which in turn aborts the current AP transaction.
<p style="text-align: center;">———— Note ————</p> <p style="text-align: center;">Perform this only if the debugger has received WAIT responses over an extended period.</p>		

a. Implemented on SW-DP only. On a JTAG-DP this bit is Reserved, SBZ.

b. In the Control/Status Register, see [Control/Status register, CTRL/STAT](#) on page 3-196.

Identification Code register, IDCODE

Purpose Provides identification information about the JTAG-DP. The IDCODE register is accessed through its own scan chain. The Identification Code Register is:

- A RO Register.
- Always accessible.

Attributes See [DAP register summary](#) on page 3-172.

Figure 3-215 shows the bit assignments.




Figure 3-215 Identification Code register bit assignments

Table 3-236 shows the bit assignments.

Table 3-236 Identification Code register bit assignments

Bits	Function	Description
[31:28]	Version	Version code: <ul style="list-style-type: none"> 0x6 for JTAG-DP implementations with 4-bit IR (IRLEN8=0). 0x0 for JTAG-DP implementations with 8-bit IR (IRLEN8=1). For more information on available SWJ-DP configuration options, see the <i>ARM® CoreSight™ SoC-400 Integration Manual</i> .
[27:12]	PARTNO	Part Number for the debug port: <ul style="list-style-type: none"> 0xBA00 for JTAG-DP implementations with 4-bit IR (IRLEN8=0). 0xBA03 for JTAG-DP implementations with 8-bit IR (IRLEN8=1). For more information on available SWJ-DP configuration options, see the <i>ARM® CoreSight™ SoC-400 Integration Manual</i> .
[11:1]	MANUFACTURER	JEDEC Manufacturer ID, an 11-bit JEDEC code that identifies the designer of the device. See <i>JEDEC Manufacturer ID</i> . Figure 3-215 on page 3-194 shows the ARM value for this field as 0x23B. This value must not be changed.
[0]	-	Always 1.

JEDEC Manufacturer ID

This code is also described as the JEP-106 manufacturer identification code, and can be subdivided into two fields, as Table 3-237 shows. JEDEC codes are assigned by the JEDEC Solid State Technology Association, see JEP106M, Standard Manufactures Identification Code.

Table 3-237 JEDEC JEP-106 manufacturer ID code, with ARM values

JEP-106 field	Bits ^a	ARM registered value
Continuation code	4 bits, [11:8]	0b0100, 0x4.
Identity code	7 bits, [7:1]	0b0111011, 0x3B.

a. Field width, in bits, and the corresponding bits in the Identification Code Register.

Debug Port Identification Register, DPIDR

Purpose Provides identification information about the SW-DP. It is at address 0b00 on read operations when the APnDP bit = 0. The value of the CTRLSEL bit in the SELECT register does not affect access to the DPIDR.

The Debug Port Identification Register is:

- A RO Register.
- Always accessible.

Attributes See *DAP register summary* on page 3-172.

Figure 3-215 on page 3-194 shows the bit assignments.




Figure 3-216 Debug Port Identification register bit assignments

Table 3-236 on page 3-195 shows the bit assignments.

Table 3-238 Debug Port Identification register bit assignments

Bits	Function	Description
[31:28]	REVISION	Revision code, 0x6
[27:20]	PARTNO	Part Number for this debug port, 0xBA.
[19:17]	-	Reserved, SBZ.
[16]	MIN	Reads as 0, indicating that the <i>Minimal Debug Port</i> (MINDP) architecture is not implemented.
[15:12]	VERSION	0x2, indicating version 2 of the DP architecture is implemented.
[11:1]	MANUFACTURER	JEDEC Manufacturer ID, an 11-bit JEDEC code that identifies the designer of the device. See JEDEC Manufacturer ID on page 3-195 . Figure 3-215 on page 3-194 shows the ARM value for this field as 0x23B. This value must not be changed.
[0]	-	Always 1.

Control/Status register, CTRL/STAT

Purpose Present in all debug port implementations. It provides control to the debug port, and status information about the debug port. JTAG-DP is at address 0x4 when the IR contains DPACC. SW-DP is at address 0b01 on read and write operations when the APnDP bit = 0 and the CTRLSEL bit in the Select Register is set to 0. For information about the CTRLSEL bit, see [AP Select register; SELECT on page 3-198](#).

The Control/Status Register is a RW register, in which some bits have different access rights. Support to some fields in the register is IMPLEMENTATION DEFINED.

Attributes See [DAP register summary on page 3-172](#).

[Figure 3-217 on page 3-197](#) shows the bit assignments.




Figure 3-217 Control/Status Register bit assignments

Table 3-239 shows the Control/Status Register bit assignments.

Table 3-239 Control/Status Register bit assignments

Bits	Access	Function	Description
[31]	RO	CSYSPWRUPACK	System powerup acknowledge.
[30]	RW	CSYSPWRUPREQ	System powerup request. The reset value is 0.
[29]	RO	CDBGPWRUPACK	Debug powerup acknowledge.
[28]	RW	CDBGPWRUPREQ	Debug powerup request. The reset value is 0.
[27]	RO	CDBGRSTACK	Debug reset acknowledge.
[26]	RW	CDBGRSTREQ	Debug reset request. The reset value is 0.
[25:24]	-	-	Reserved, RAZ/SBZP.
[23:12]	RW	TRNCNT	Transaction counter. The reset value is UNPREDICTABLE.
[11:8]	RW	MASKLANE	Indicates the bytes to be masked in pushed compare and pushed verify operations. The reset value is UNPREDICTABLE.
[7]	RO ^a	WDATAERR ^a	This bit is set to 1 if a Write Data Error occurs. It is set if: <ul style="list-style-type: none"> There is a parity or framing error on the data phase of a write. A write that the debug port accepted is then discarded without being submitted to the access port. This bit can only be set to 0 by writing 1 to ABORT.WDERRCLR.XYQ. The reset value after a powerup reset is 0.
[6]	RO ^a	READOK ^a	This bit is set to 1 if the response to a previous access port or RDBUFF was OK. It is set to 0 if the response was not OK. This flag always indicates the response to the last access port read access. The reset value after a powerup reset is 0.
[5]	RO ^b	STICKYERR	This bit is set to 1 if an error is returned by an access port transaction. To set this bit to 0: JTAG-DP Write 1 to this bit of this register. SW-DP Write 1 to ABORT.STKERRCLR. After a powerup reset this bit is LOW.

Table 3-239 Control/Status Register bit assignments (continued)

Bits	Access	Function	Description
[4]	RO ^a	STICKYCMP	This bit is set to 1 when a match occurs on a pushed compare or a pushed verify operation. To set this bit to 0: JTAG-DP Write 1 to this bit of this register. SW-DP Write 1 to ABORT.STKCMPCCLR. The reset value after a powerup reset is 0.
[3:2]	RW	TRNMODE	This field sets the transfer mode for access port operations. After a powerup reset the reset value is UNPREDICTABLE.
[1]	RO ^a	STICKYORUN	If overrun detection is enabled, this bit is set to 1 when an overrun occurs. To set this bit to 0: JTAG-DP Write 1 to this bit of this register. SW-DP Write 1 to ABORT.ORUNERRCLR. After a powerup reset the reset value is 0. See bit[0] of this register.
[0]	RW	ORUNDETECT	This bit is set to 1 to enable overrun detection. The reset value is 0.

a. Implemented on SW-DP only. On a JTAG-DP this bit is Reserved, RAZ/SBZP.

b. RO on SW-DP. On a JTAG-DP, this bit can be read normally, and s 1 to this bit sets the bit to 0.

AP Select register, SELECT

Purpose

Present in all debug port implementations. Its main purpose is to select the current access port and the active 4-word register window in that access port. On a SW-DP, it also selects the debug port address bank.

JTAG-DP

It is at address 0x8 when the IR contains DPACC, and is a RW register.

SW-DP

It is at address 0b10 on write operations when the APnDP bit = 0, and is a WO register. Access to the AP Select Register is not affected by the value of the CTRLSEL bit.

Attributes

See [DAP register summary on page 3-172](#).

Figure 3-218 shows the bit assignments.




Figure 3-218 AP Select Register bit assignments

Table 3-240 shows the bit assignments.

Table 3-240 AP Select Register bit assignments

Bits	Function	Description
[31:24]	APSEL	<p>Selects the current access port.</p> <p>0x00 Selects the AP connected to master interface 0 of the DAPBUS interconnect.</p> <p>0x01 Selects the AP connected to master interface 1 of the DAPBUS interconnect, if present.</p> <p>0x02 Selects the AP connected to master interface 2 of the DAPBUS interconnect, if present.</p> <p>0x03 Selects the AP connected to master interface 3 of the DAPBUS interconnect, if present.</p> <p>... ..</p> <p>... ..</p> <p>0x1F Selects the AP connected to master interface 31 of the DAPBUS interconnect, if present.</p> <p>The reset value is UNPREDICTABLE.^a</p>
[23:8]	Reserved. SBZ/RAZ ^a .	Reserved. SBZ/RAZ ^a .
[7:4]	APBANKSEL	<p>Selects the active 4-word register window on the current access port.</p> <p>The reset value is UNPREDICTABLE.^a</p>
[3:0]	DPBANKSEL ^b	<p>Selects the register that appears at DP register 0x4.</p> <p>0x0 CTRL/STAT, RW.</p> <p>0x1 DLCR, RW.</p> <p>0x2 TARGETID, RO.</p> <p>0x3 DLPIDR, RO.</p> <p>All other values are reserved. Writing a reserved value to this field is UNPREDICTABLE.</p>

a. On a SW-DP the register is write-only, therefore you cannot read the field value.

b. SW-DP only. On a JTAG-DP this bit is Reserved, SBZ/RAZ.

If **APSEL** is set to a non-existent access port, all access port transactions return RAZ/WI.

———— **Note** ————

Every ARM Debug Interface implementation must include at least one access port.

Read Buffer register, RDBUFF

Purpose Present in all debug port implementations. However, there are significant differences in its implementation on JTAG and SW Debug Ports.

JTAG-DP It is at address 0xC when the IR contains DPACC, and is a RAZ, RAZ/WI register.

SW-DP It is at address 0B11 on read operations when the APnDP bit = 0 and is a RO register. Access to the Read Buffer is not affected by the value of the CTRLSEL bit in the SELECT Register.

Attributes See *DAP register summary* on page 3-172.

Read Buffer implementation and use on a JTAG-DP

On a JTAG-DP, the read buffer is RAZ/WI.

The read buffer is architecturally defined to provide a debug port read operation that does not have any side effects. This means that a debugger can insert a debug port read of the read buffer at the end of a sequence of operations, to return the final read result and ACK values.

Read Buffer implementation and use on a SW-DP

On a SW-DP, performing a read of the read buffer captures data from the access port, presented as the result of a previous read, without initiating a new access port transaction. This means that reading the read buffer returns the result of the last access port read access, without generating a new AP access.

After you read the read buffer, its contents are no longer valid. The result of a second read of the read buffer is UNPREDICTABLE.

If you require the value from an access port register read, that read must be followed by one of:

- A second access port register read. You can read the CSW if you want to ensure that this second read has no side effects.
- A read of the DP Read Buffer.

This second access, to the access port or the debug port depending on which option you use, stalls until the result of the original access port read is available.

Data Link Control Register, DLCR (SW-DP only)

Purpose Present in any SW-DP implementation. Selects the operating mode of the physical serial port connection to the SW-DP.

It is a read/write register at address 0b01 on read and write operations when the CTRLSEL bit in the Select Register is set to 1. For information about the CTRLSEL bit see [AP Select register, SELECT](#) on page 3-198.

Note

When the CTRLSEL bit is set to 1, to enable access to the WCR, the DP Control/Status Register is not accessible.

Many features of the Data Link Control Register are IMPLEMENTATION DEFINED.

Attributes See [DAP register summary](#) on page 3-172.

Figure 3-219 shows the bit assignments.




Figure 3-219 Data Link Control Register bit assignments

Table 3-241 shows the bit assignments.

Table 3-241 Data Link Control Register bit assignments

Bits	Function	Description
[31:10]	-	Reserved, SBZ/RAZ.
[9:8]	TURNROUND	Turnaround tristate period, see Turnaround tristate period, TURNROUND, bits [9:8] . The reset value is 0b00.
[7:6]	WIREMODE	Identifies the operating mode for the wire connection to the debug port, see Wire operating mode, WIREMODE, bits [7:6] . The reset value is 0b01.
[5:3]	-	Reserved, SBZ/RAZ.
[2:0]	PRESCALER	Reserved, SBZ/RAZ.

Turnaround tristate period, TURNROUND, bits [9:8]

This field defines the turnaround tristate period. This turnaround period permits pad delays when using a high sample clock frequency. Table 3-242 shows the permitted values of this field, and their meanings.

Table 3-242 Turnaround tristate period field bit definitions

TURNROUND ^a	Turnaround tristate period
0b00	1 sample period
0b01	2 sample periods
0b10	3 sample periods
0b11	4 sample periods

a. Bits[9:8] of the DLCR.

Wire operating mode, WIREMODE, bits [7:6]

This field identifies SW-DP as operating in Synchronous mode only. This field is required, and Table 3-243 shows the permitted values of the field, and their meanings.

Table 3-243 Wire operating mode bit definitions

WIREMODE ^a	Wire operating mode
0b00	Reserved.
0b01	Synchronous, that is, no oversampling.
0b1X	Reserved.

a. Bits[7:6] of the DLCR.

Target Identification register, TARGETID (SW-DP only)

- Purpose** Provides information about the target when the host is connected to a single device. It is:
- A RO register.

- Accessed by a read of DP register 0x4 when the DPBANKSEL bit in the SELECT Register is set to 0x2.

The value of this register reflects the value of the **targetid[31:0]** input.

Attributes See [DAP register summary on page 3-172](#).

[Figure 3-220](#) shows the bit assignments.




Figure 3-220 Target Identification register bit assignments

[Table 3-244](#) shows the bit assignments.

Table 3-244 Target Identification register bit assignments

Bits	Function	Description
[31:28]	TREVISION	Target revision.
[27:12]	TPARTNO	Configuration-dependent This value is assigned by the designer of the part and must be unique to that part.
[11:1]	TDESIGNER	IMPLEMENTATION DEFINED. This field identifies the designer of the part. The value is based on the code assigned to the designer by JEDEC standard JEP-106, as used in IEEE 1149.1.
[0]	-	Reserved, RAO.

Data Link Protocol Identification Register, DLPIDR (SW-DP only)

Purpose Provides information about the Serial Wire protocol version. It is:

- A RO register.
- Accessed by a read of DP register 0x4 when the **DPBANKSEL** bit in the SELECT Register is set to 0x3.

The contents of this register are data link defined.

Attributes See [DAP register summary on page 3-172](#).

[Figure 3-221](#) shows the bit assignments.




Figure 3-221 Data Link Protocol Identification Register bit assignments

Table 3-245 shows the bit assignments.

Table 3-245 Data Link Protocol Identification Register bit assignments

Bits	Function	Description
[31:28]	Target Instance	Configuration-dependent This field defines a unique instance number for this device within the system. This value must be unique for all devices that are connected together in a multi-drop system with identical values in the TREVISION fields in the TARGETID Register. The value of this field reflects the value of the instanceid[3:0] input.
[27:4]	-	Reserved.
[3:0]	Protocol Version	Defines the serial wire protocol version. This value is 0x1, which indicates SW protocol version 2.

Read Resend register, RESEND (SW-DP only)

Purpose Present in any SW-DP implementation. It enables read data recovery from a corrupted debugger transfer, without repeating the original AP transfer.

It is a 32-bit read-only register at address 0b10 on read operations. Access to the Read Resend Register is not affected by the value of the DPBANKSEL bit in the SELECT Register.

Performing a read to the RESEND register does not capture new data from the access port. It returns the value that was returned by the last AP read or DP RDBUFF read.

Reading the RESEND register enables read data recovery from a corrupted transfer without having to re-issue the original read request or generate a new DAP or system level access.

The RESEND register can be accessed multiple times. It always returns the same value until a new access is made to the DP RDBUFF register or to an access port register.

Attributes See [DAP register summary on page 3-172](#).

JTAG-DP register descriptions

For more information about JTAG-DP registers, their features, and how to access them, see the *ARM® Debug Interface Architecture Specification, ADIV5.0 to ADIV5.2*. Also see [Common debug port features and registers on page 4-13](#).

3.18 Timestamp generator register summary

Table 3-246 shows the timestamp generator registers in offset order from the base memory address.

Table 3-246 Timestamp generator register summary

Offset	Name	Type	Reset	Description
PSELCTRL region				
0x000	CNTCR	RW	0x00000000	<i>Counter Control Register, CNTCR on page 3-206</i>
0x004	CNTRSR	RO	0x00000000	<i>Counter Status Register, CNTRSR on page 3-206</i>
0x008	CNTCVL	RW	0x00000000	<i>Current Counter Value Lower register, CNTCVL on page 3-207</i>
0x00C	CNTCVU	RW	0x00000000	<i>Current Counter Value Upper register, CNTCVU on page 3-207</i>
0x020	CNTFID0	RW	0x00000000	<i>Base Frequency ID register, CNTFID0 on page 3-208</i>
PSELCTRL region Management registers				
0xFD0	PIDR4	RO	0x00000004	<i>Peripheral ID4 Register, PIDR4 on page 3-209</i>
0xFD4	PIDR5	RO	0x00000000	0x00, Reserved
0xFD8	PIDR6	RO	0x00000000	0x00, Reserved
0xFDC	PIDR7	RO	0x00000000	0x00, Reserved
0xFE0	PIDR0	RO	0x00000001	<i>Peripheral ID0 Register, PIDR0 on page 3-209</i>
0xFE4	PIDR1	RO	0x000000B1	<i>Peripheral ID1 Register, PIDR1 on page 3-210</i>
0xFE8	PIDR2	RO	0x0000001B	<i>Peripheral ID2 Register, PIDR2 on page 3-210</i>
0xFEC	PIDR3	RO	0x00000000	<i>Peripheral ID3 Register, PIDR3 on page 3-211</i>
0xFF0	CIDR0	RO	0x0000000D	<i>Component ID0 Register, CIDR0 on page 3-212</i>
0xFF4	CIDR1	RO	0x000000F0	<i>Component ID1 Register, CIDR1 on page 3-212</i>
0xFF8	CIDR2	RO	0x00000005	<i>Component ID2 Register, CIDR2 on page 3-213</i>
0xFFC	CIDR3	RO	0x000000B1	<i>Component ID3 Register, CIDR3 on page 3-213</i>
PSELREAD region				
0x000	CNTCVL	RO	0x00000000	<i>Current Counter Value Lower register, CNTCVL on page 3-207</i>
0x004	CNTCVU	RO	0x00000000	<i>Current Counter Value Upper register, CNTCVU on page 3-207</i>
PSELREAD region Management registers				
0xFD0	PIDR4	RO	0x00000004	<i>Peripheral ID4 Register, PIDR4 on page 3-209</i>
0xFD4	PIDR5	RO	0x00000000	Reserved
0xFD8	PIDR6	RO	0x00000000	Reserved
0xFDC	PIDR7	RO	0x00000000	Reserved
0xFE0	PIDR0	RO	0x00000001	<i>Peripheral ID0 Register, PIDR0 on page 3-209</i>
0xFE4	PIDR1	RO	0x000000B1	<i>Peripheral ID1 Register, PIDR1 on page 3-210</i>
0xFE8	PIDR2	RO	0x0000001B	<i>Peripheral ID2 Register, PIDR2 on page 3-210</i>

Table 3-246 Timestamp generator register summary (continued)

Offset	Name	Type	Reset	Description
0xFEC	PIDR3	RO	0x00000000	<i>Peripheral ID3 Register, PIDR3 on page 3-211</i>
0xFF0	CIDR0	RO	0x0000000D	<i>Component ID0 Register, CIDR0 on page 3-212</i>
0xFF4	CIDR1	RO	0x000000F0	<i>Component ID1 Register, CIDR1 on page 3-212</i>
0xFF8	CIDR2	RO	0x00000005	<i>Component ID2 Register, CIDR2 on page 3-213</i>
0xFFC	CIDR3	RO	0x000000B1	<i>Component ID3 Register, CIDR3 on page 3-213</i>

3.19 Timestamp generator registers description

This section describes the timestamp generator registers. [Table 3-246 on page 3-204](#) provides cross-references to individual registers.

3.19.1 Counter Control Register, CNTCR

The CNTCR characteristics are:

- Purpose** Controls the counter increments.
- Usage constraints** This register is not accessible to the read-only programming interface.
- Attributes** See the register summary in [Table 3-246 on page 3-204](#).

[Figure 3-222](#) shows the bit assignments.




Figure 3-222 CNTCR bit assignments

[Table 3-247](#) shows the bit assignments.

Table 3-247 CNTCR bit assignments

Bits	Name	Function
[31:2]	UNK/SBZP	Reserved
[1]	HDBG	Halt on Debug. 0 Do not halt on debug, HLTDBG signal into the counter has no effect. 1 Halt on debug, when HLTDBG is driven HIGH, the count value is held static.
[0]	EN	Enable. 0 The counter is disabled and not incrementing. 1 The counter is enabled and is incrementing.

3.19.2 Counter Status Register, CNTSR

The CNTSR characteristics are:

- Purpose** Identifies the status of the counter.
- Usage constraints** This register is not accessible to the read-only programming interface.
- Attributes** See the register summary in [Table 3-246 on page 3-204](#).

[Figure 3-223 on page 3-207](#) shows the bit assignments.




Figure 3-223 CNTSR bit assignments

Table 3-248 shows the bit assignments.

Table 3-248 CNTSR bit assignments

Bits	Name	Function
[31:2]	UNK/SBZP	Reserved.
[1]	DBGH	Debug Halted.
[0]	UNK/SBZP	Reserved.

3.19.3 Current Counter Value Lower register, CNTCVL

The CNTCVL register characteristics are:

Purpose Reads or writes the lower 32 bits of the current counter value.

Usage constraints The read-only programming interface can read but not write to this register. The control interface must clear the CNTCR.EN bit before writing to this register.

Attributes See the register summary in Table 3-246 on page 3-204.

Figure 3-224 shows the bit assignments.




Figure 3-224 CNTCVL register bit assignments

Table 3-249 shows the bit assignments.

Table 3-249 CNTCVL register bit assignments

Bits	Name	Function
[31:0]	CNTCVL_L_32	Current value of the timestamp counter, lower 32 bits. To change the current timestamp value, write the lower 32 bits of the new value to this register before writing the upper 32 bits to CNTCVU. The timestamp value is not changed until the CNTCVU register is written to.

3.19.4 Current Counter Value Upper register, CNTCVU

The CNTCVU register characteristics are:

Purpose Reads or writes the upper 32 bits of the current counter value.

Usage constraints The read-only programming interface can read but not write this register. The control interface must clear the CNTCR.EN bit before writing to this register.

Attributes See the register summary in [Table 3-246 on page 3-204](#).

[Figure 3-225](#) shows the bit assignments.




Figure 3-225 CNTCUV register bit assignments

[Table 3-250](#) shows the bit assignments.

Table 3-250 CNTCUV register bit assignments

Bits	Name	Function
[31:0]	CNTCVU_U_32	Current value of the timestamp counter, upper 32 bits. To change the current timestamp value, write the lower 32 bits of the new value to CNTCVL before writing the upper 32 bits to this register. The 64-bit timestamp value is updated with the value from both writes when this register is written to.

3.19.5 Base Frequency ID register, CNTFID0

The CNTFID0 register characteristics are:

Purpose You must program this register to match the clock frequency of the timestamp generator, in ticks per second. For example, for a 50 MHz clock, program 0x02FAF080.

Usage constraints This register is not accessible to the read-only programming interface.

Attributes See the register summary in [Table 3-246 on page 3-204](#).

[Figure 3-226](#) shows the bit assignments.




Figure 3-226 CNTFID0 register bit assignments

[Table 3-251](#) shows the bit assignments.

Table 3-251 CNTFID0 register bit assignments

Bits	Name	Function
[31:0]	FREQ	Frequency in number of ticks per second. You can specify up to 4GHz.

3.19.6 Peripheral ID4 Register, PIDR4

The PIDR4 characteristics are:

- Purpose** Part of the set of peripheral identification registers. Contains part of the designer identity and the memory size.
- Usage constraints** There are no usage constraints.
- Attributes** See the register summary in [Table 3-246 on page 3-204](#).

[Figure 3-214 on page 3-194](#) shows the bit assignments.




Figure 3-227 PIDR4 bit assignments

[Table 3-252](#) shows the bit assignments.

Table 3-252 PIDR4 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	SIZE	Always 0b0000. Indicates that the device only occupies 4KB of memory.
[3:0]	DES_2	Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the designer of the component. 0b0100 JEDEC continuation code.

3.19.7 Peripheral ID0 Register, PIDR0

The PIDR0 characteristics are:

- Purpose** Part of the set of peripheral identification registers. Contains part of the designer-specific part number.
- Usage constraints** There are no usage constraints.
- Attributes** See the register summary in [Table 3-246 on page 3-204](#).

[Figure 3-228](#) shows the bit assignments.




Figure 3-228 PIDR0 bit assignments

Table 3-253 shows the bit assignments.

Table 3-253 PIDR0 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PART_0	Bits[7:0] of the 12-bit part number of the component. The designer of the component assigns this part number. 0x01 Indicates bits[7:0] of the part number of the component.

3.19.8 Peripheral ID1 Register, PIDR1

The PIDR1 characteristics are:

Purpose Part of the set of peripheral identification registers. Contains part of the designer-specific part number and part of the designer identity.

Usage constraints There are no usage constraints.

Attributes See the register summary in [Table 3-246 on page 3-204](#).

[Figure 3-229](#) shows the bit assignments.




Figure 3-229 PIDR1 bit assignments

Table 3-254 shows the bit assignments.

Table 3-254 PIDR1 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	DES_0	Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the designer of the component. 0b1011 ARM. Bits[3:0] of the JEDEC JEP106 Identity Code.
[3:0]	PART_1	Bits[11:8] of the 12-bit part number of the component. The designer of the component assigns this part number. 0b0001 Indicates bits[11:8] of the part number of the component.

3.19.9 Peripheral ID2 Register, PIDR2

The PIDR2 characteristics are:

Purpose Part of the set of peripheral identification registers. Contains part of the designer identity and the product revision.

Usage constraints There are no usage constraints.

Attributes See the register summary in [Table 3-246 on page 3-204](#).

[Figure 3-230 on page 3-211](#) shows the bit assignments.



Table 3-255 PIDR2 bit assignments

3.19.10 Peripheral ID3 Register, PIDR3

Purpose	Part of the set of peripheral identification registers. Contains the REVAND and CMOD fields.
----------------	--

Attributes See the register summary in [Table 3-246 on page 3-204](#).

Figure 3-231 PIDR3 bit assignments

Table 3-256 PIDR3 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	REVAND	0b0000 Indicates that there are no errata fixes to this component.
[3:0]	CMOD	Customer Modified. Indicates whether the customer has modified the behavior of the component. In most cases, this field is 0b0000. Customers change this value when they make authorized modifications to this component. 0b0000 Indicates that the customer has not modified this component.

Table 3-258 shows the bit assignments.

Table 3-258 CIDR1 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:4]	CLASS	Class of the component, for example, whether the component is a ROM table or a generic CoreSight SoC-400 component. Contains bits[15:12] of the component identification code. 0b1111 Indicates the component is a CoreSight SoC-400 component.
[3:0]	PRMBL_1	Preamble[1]. Contains bits[11:8] of the component identification code. 0b0000 Bits[11:8] of the identification code.

3.19.13 Component ID2 Register, CIDR2

The CIDR2 characteristics are:

Purpose A component identification register that indicates the presence of identification registers.

Usage constraints There are no usage constraints.

Attributes See the register summary in [Table 3-246 on page 3-204](#).

[Figure 3-234](#) shows the bit assignments.



Figure 3-234 CIDR2 bit assignments

Table 3-259 shows the bit assignments.

Table 3-259 CIDR2 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PRMBL_2	Preamble[2]. Contains bits[23:16] of the component identification code. 0x05 Bits[23:16] of the identification code.

3.19.14 Component ID3 Register, CIDR3

The CIDR3 characteristics are:

Purpose A component identification register that indicates the presence of identification registers.

Usage constraints There are no usage constraints.

Attributes See the register summary in [Table 3-246 on page 3-204](#).

[Figure 3-235 on page 3-214](#) shows the bit assignments.




Figure 3-235 CIDR3 bit assignments

Table 3-260 shows the bit assignments.

Table 3-260 CIDR3 bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PRMBL_3	Preamble[3]. Contains bits[31:24] of the component identification code. 0xB1 Bits[31:24] of the identification code.

Chapter 4

Debug Access Port

This chapter describes the Debug Access Port. It contains the following sections:

- [*About the Debug Access Port on page 4-2.*](#)
- [*SWJ-DP on page 4-5.*](#)
- [*DAPBUS interconnect on page 4-15.*](#)
- [*DAPBUS asynchronous bridge on page 4-16.*](#)
- [*DAPBUS synchronous bridge on page 4-17.*](#)
- [*JTAG-AP on page 4-18.*](#)
- [*AXI-AP on page 4-20.*](#)
- [*AHB-AP on page 4-26.*](#)
- [*APB-AP on page 4-30.*](#)

4.1 About the Debug Access Port

The DAP is a collection of components through which off-chip debug tools access a SoC. It is an implementation of the ARM® Debug Interface Architecture Specification, ADIV5.0 to ADIV5.2.

The DAP consists of the following components:

- A DP to manage the connection to an external debugger.
- APs to access on-chip system resources. There can be more than one of each type of AP.
- DAPBUS interconnect to connect the DP to one or more APs.

The APs provide non-invasive access to:

- The programmer's model of CoreSight components. This is normally done through a system-wide CoreSight APB bus, through an APB-AP.
- Memory-mapped system components, normally using an AXI-AP or AHB-AP.
- Legacy JTAG-configured debug components, using a JTAG-AP.

Also, some CoreSight-enabled processors connect directly to the DAPBUS interconnect and implement their own ADIV5 compliant AP.




Figure 4-1 Structure of the CoreSight SoC-400 DAP components

CoreSight SoC has a single multi-function DP as follows:

SWJ-DP This is a combined debug port that can communicate in either JTAG or Serial Wire protocols as defined by ADIV5.1. It contains two debug ports, the SW-DP and the JTAG-DP, that you can select through an interface sequence to move between debug port interfaces.

The JTAG-DP is compliant with DP architecture version 0. The SW-DP is compliant with DP architecture version 2 and Serial Wire protocol version 2, that enables a SW-DP to share a target connection with other SW-DPs or other components implementing different protocols.

The access ports included in CoreSight SoC are:

AXI-AP The AXI-AP implements the ADIV5 *Memory Access Port* (MEM-AP) architecture to directly connect to an AXI memory system. You can connect it to other memory systems using a suitable bridging component.

AHB-AP The AHB-AP provides an AHB-Lite master for access to a system AHB bus. This is compliant with the MEM-AP in ADIV5.1 and can perform 8 to 32-bit accesses.

APB-AP The APB-AP provides an APB master in AMBA v3.0 for access to the Debug APB bus. This is compliant with the MEM-AP architecture with a fixed transfer size of 32 bits.

JTAG-AP The JTAG-AP provides JTAG access to on-chip components, operating as a JTAG master port to drive JTAG chains throughout the ASIC. This is an implementation of the JTAG-AP in ADIV5.1.

The DAPBUS interconnect connects the DP to the APs. A system might not include some types of AP, or it might include more than one of the same type of AP.

Certain processors implement their own Access Port, and these connect directly to the DAPBUS interconnect using the same interface as any other AP. In some documentation this is referred to as an *Auxiliary Access Port* (AUX-AP) connection.

A DAPBUS asynchronous bridge and a DAPBUS synchronous bridge are provided to enable APs to be implemented in a different clock or power domain to the SWJ-DP.

The ROM table provides a list of memory locations of the CoreSight SoC-400 components that are connected to the debug APB. The ROM table is embedded within the APB interconnect. This is visible from both tools and on-chip self-hosted access. The ROM table indicates the position of all CoreSight SoC-400 components in a system and assists in topology detection. For information about the ROM table, see [APB Interconnect with ROM table on page 5-2](#).

4.1.1 DAP flow of control

[Figure 4-2 on page 4-4](#) shows the flow of control for the DAP when used with an off-chip debugging unit.

The DAP acts as a component to translate data transfers from one external interface format to another internal interface. The external interface is either JTAG or serial wire. This provides a link for an external debug tool to generate accesses into a SoC. The debug port controls the JTAG-AP, AXI-AP, AHB-AP, and APB-AP through a standard bus interface:

- The JTAG-AP receives these bus transactions and translates them into JTAG instructions for control of any connected TAP controllers such as a processor.

- The AXI-AP implements the MEM-AP architecture to directly connect to an AXI memory system. You can connect it to other memory systems using a suitable bridging component.
- The AHB-AP is a bus master, together with any connected cores, on the system interconnect that can access slaves connected to that bus, for example shared memory.
- The APB-AP can only access the Debug APB. Use this to control and access CoreSight SoC-400 components. Control of non-debug APB peripherals is possible through the system interconnect and APBIC.




Figure 4-2 DAP flow of control

The external hardware tools directly communicate with the SWJ-DP in the DAP and perform a series of operations to the debug port. Some of these accesses result in operations being performed on the DAP internal bus.

The DAP internal bus implements memory-mapped accesses to the components that are connected using the parallel address buses for read and write data. The debug port, SWJ-DP, is the bus master that initiates transactions on the DAP internal bus in response to some of the transactions that are received over the debug interface. Debug interface transfers are memory-mapped to registers in the DAP, and both the bus master and the slaves contain registers. This DAP memory map is independent of the memory maps that exist in the target system.

Some of the registers in the access ports can translate interactions into transfers on the interconnects to which they are connected. For example, in the JTAG-AP, a number of registers are allocated for reading and writing commands that result in *Test Access Port* (TAP) instructions on connected devices, for example, processors. The processor is also a bus master on a system memory structure to which the AHB-AP has access, so both the processor and AHB-AP have access to shared memory devices, or other bus slave components.

4.2 SWJ-DP

The SWJ-DP is a combined JTAG-DP and SW-DP that enables you to connect either an SWD or JTAG probe to a target. It is the standard CoreSight debug port, and enables access either to the JTAG-DP or SW-DP blocks. To make efficient use of package pins, serial wire shares, or overlays, the JTAG pins use an auto-detect mechanism that switches between JTAG-DP and SW-DP depending on which probe is connected. A special sequence on the **swdiotms** pin switches between JTAG-DP and SW-DP. When the switching sequence is transmitted to the SWJ-DP, it behaves as a dedicated JTAG-DP or SW-DP depending on which sequence is performed.

Note

For more information about the programming capabilities and features of the SWJ-DP, see [Operation in JTAG-DP mode on page 4-6](#) and [Operation in SW-DP mode on page 4-7](#).

The following sections describe the SWJ-DP:

- [Structure of the SWJ-DP.](#)
- [Operation of the SWJ-DP on page 4-6.](#)
- [JTAG and SWD interface on page 4-6.](#)
- [Operation in JTAG-DP mode on page 4-6.](#)
- [Operation in SW-DP mode on page 4-7.](#)
- [Clock, reset, and power domain support on page 4-12.](#)
- [SWD and JTAG selection mechanism on page 4-12.](#)
- [Common debug port features and registers on page 4-13.](#)

4.2.1 Structure of the SWJ-DP

The SWJ-DP consists of a wrapper around the JTAG-DP and SW-DP. It selects JTAG or SWD as the connection mechanism and enables either JTAG-DP or SW-DP as the interface to the DAP.

[Figure 4-3](#) shows the structure of the SWJ-DP.




Figure 4-3 SWJ-DP

4.2.2 Operation of the SWJ-DP

SWJ-DP enables you to design an *Application Specific Integrated Circuit* (ASIC) that you can use in systems that require either a JTAG interface or an SWD interface. There is a trade-off between the number of pins used and compatibility with existing hardware and test devices. There are several scenarios where you must use a JTAG debug interface. These enable:

- Inclusion in an existing scan chain, usually on-chip TAPs used for test or other purposes.
- The device to be cascaded with legacy devices that use JTAG for debug.
- Use of existing debug hardware with the corresponding test TAPs, for example in *Automatic Test Equipment* (ATE).

You can connect an ASIC that has the SWJ-DP support to legacy JTAG devices without making any changes. If an SWD tool is available, only two pins are required, instead of the usual four pins used for JTAG. You can therefore use the other two pins for other purposes.

You can only use these two pins if there is no conflict with their use in JTAG mode. To support use of SWJ-DP in a scan chain with other JTAG devices, the default state after reset must be to use these pins for their JTAG function. If the direction of the alternative function is compatible with being driven by a JTAG debug device, the transition to a shift state can be used to transition from the alternative function to JTAG mode. You cannot use the other function while the ASIC is in JTAG debug mode.

The switching scheme is arranged so that, provided there is no conflict on the **tdi** and **tdo** pins, a JTAG debugger can connect by sending a specific sequence. The connection sequence used for SWD is safe when applied to the JTAG interface, even if hot-plugged, enabling the debugger to continually retry its access sequence. A sequence with **tms**=1 ensures that JTAG-DP, SW-DP, and the watcher circuit are in a known reset state. The pattern used to select SWD has no effect on JTAG targets. SWJ-DP is compatible with a free-running **tck** or a gated clock that external tools provide.

4.2.3 JTAG and SWD interface

The external JTAG interface has four mandatory pins, **tck**, **tms**, **tdi**, and **tdo**, and an optional reset, **ntrst**. JTAG-DP and SW-DP also require a separate powerup reset, **npotrst**.

The external SWD interface requires two pins:

- A bidirectional **swdio** signal.
- A clock, **swclk**, that can be input or output from the device.

The block level interface has two pins for data and an output enable that must be used to drive a bidirectional pad for the external interface, and clock and reset signals. To enable sharing of the connector for either JTAG or SWD, connections must be made external to the SWJ-DP block. In particular, **tms** must be a bidirectional pin to support the bidirectional **swdio** pin in SWD mode.

4.2.4 Operation in JTAG-DP mode

When operating as a JTAG-DP this follows the JTAG-DP as defined in the *ARM® Debug Interface Architecture Specification, ADIv5.0 to ADIv5.2*. It also contains an explanation of its programmers model, capabilities, and features.

The JTAG-DP contains a debug port state machine that controls the JTAG-DP mode operation, including controlling the scan chain interface that provides the external physical interface to the JTAG-DP. It is based closely on the JTAG TAP State Machine. See *IEEE Std 1149.1-2001*.

Overview

The JTAG-DP IEEE 1149.1 compliant scan chains are used to read or write register information. A pair of scan chain registers accesses the main control and access registers within the Debug Port. They are:

- DPACC, for DP accesses.
- APACC, for AP accesses. An APACC access might access a register of a debug component of the system to which the interface is connected.

The scan chain model implemented by a JTAG-DP has the concepts of capturing the current value of APACC or DPACC, and of updating APACC or DPACC with a new value. An update might cause a read or write access to a DAP register that might then cause a read or write access to a debug register of a connected debug component. For information on the operations available on JTAG-DP, see the *ARM® Debug Interface Architecture Specification, ADIV5.0 to ADIV5.2*. For the registers of the JTAG-DP, see [JTAG-DP register summary on page 3-175](#).

Implementation-specific information

The implementation-specific information is described in [Operation in JTAG-DP mode on page 4-6](#).

Physical interface

[Table 4-1](#) shows the physical interface for JTAG-DP and the relationship to the signal references in the *ARM® Debug Interface Architecture Specification, ADIV5.0 to ADIV5.2*. The JTAG-DP interface defined in the *ARM® Debug Interface Architecture Specification, ADIV5.0 to ADIV5.2* permits an optional return clock signal. However, the CoreSight SoC-400 JTAG-DP implementation does not include a return clock signal.

Table 4-1 JTAG-DP physical interface

Implementation signal name, JTAG-DP	ADIV5.2 signal name, JTAG-DP	Type	JTAG-DP signal description
tdi	DBGTDI	Input	Debug data in
tdo	DBGTDO	Output	Debug data out
swclkck	TCK	Input	Debug clock
swditms	DBGTMS	Input	Debug mode select
ntrst	DBGTRSTn	Input	Debug TAP reset

4.2.5 Operation in SW-DP mode

When operating as an SW-DP Interface, this implementation is taken from the *ARM® Debug Interface Architecture Specification, ADIV5.0 to ADIV5.2*, and operates with a synchronous serial interface. This uses a single bidirectional data signal and a clock signal.

Overview

The SW-DP provides a low pin count, bidirectional serial connection to the DAP with a reference clock signal for synchronous operation.

Communications with the SW-DP use a 3-phase protocol:

- A host-to-target packet request.

- A target-to-host acknowledge response.
- A data transfer phase, if required. This can be target-to-host or host-to-target, depending on the request made in the first phase.

A packet request from a debugger indicates whether the required access is to a DP register, DPACC, or to an AP register, APACC, and includes a 2-bit register address. See the *ARM® Debug Interface Architecture Specification, ADIV5.0 to ADIV5.2*

Implementation-specific information

This section contains the following:

- Clocking.
- Overview of debug interface.

Clocking

The SW-DP clock, **swclk**, can be asynchronous to the **dapclk**. **swclk** can be stopped when the debug port is idle.

The host must continue to clock the interface for a number of cycles after the data phase of any data transfer. This ensures that the transfer can be clocked through the SW-DP. This means that after the data phase of any transfer the host must do one of the following:

- Immediately start a new SW-DP operation.
- Continue to clock the SW-DP serial interface until the host starts a new SW-DP operation.
- After clocking out the data parity bit, continue to clock the SW-DP serial interface until it has clocked out at least eight more clock rising edges, before stopping the clock.

Overview of debug interface

This section describes the physical interface that the SW-DP uses.

Line interface

The SW-DP uses a serial wire for both host and target sourced signals. The host emulator drives the protocol timing, that is, only the host emulator generates packet headers.

The SW-DP operates in synchronous mode, and requires a clock pin and a data pin.

Synchronous mode uses a clock reference signal that can be sourced from an on-chip source and exported, or provided by the host device. The host uses this clock as a reference for generation and sampling of data so that the target is not required to perform any over-sampling.

Both the target and host are capable of driving the bus HIGH and LOW, or tri-stating it. The ports must be able to tolerate short periods of contention so that it can handle loss of synchronization.

Line pull-up

Both the host and target are able to drive the line HIGH or LOW, so it is important to ensure that contention does not occur by providing undriven time slots as part of the hand-over. So that the line can be assumed to be in a known state when neither host nor target is driving the line, a 100kΩ pull-up is required at the target, but this can only be relied on to maintain the state of the wire. If the wire is tied LOW and released, the pull-up resistor eventually brings the line to the HIGH state, but this takes many bit periods.

The pull-up is intended to prevent false detection of signals when no host device is connected. It must be of a high value to reduce IDLE state current consumption from the target when the host actively pulls down the line.

Note

Whenever the line is tied LOW, this results in a small current drain from the target. If the interface is left connected over an extended period with the target in low-power mode, the host must hold the line HIGH until the interface is re-activated.

Line turn-round

To avoid contention, a turnaround period is required whenever the device driving the wire changes.

Idle and reset

Between transfers, the host must either drive the line LOW to the IDLE state, or continue immediately with the start bit of a new transfer. The host is also free to leave the line HIGH, either driven or tri-stated, after a packet. This reduces the static current drain, but if this approach is used with a free running clock, a minimum of 50 clock cycles must be used, followed by a read ID request that initiates a new reconnection sequence.

There is no explicit reset signal for the protocol. A reset is detected by either host or target when the expected protocol is not observed. It is important that both ends of the link are reset restarting the reconnection sequence that restarts use of the protocol. Resynchronization following the detection of protocol errors or after reset is achieved by providing 50 clock cycles with the line HIGH, or tri-state, followed by a read ID request.

If the SW-DP detects that it has lost synchronization, for example, if no stop bit is seen when expected, it leaves the line undriven and waits for the host to either re-try with a new header after a minimum of one cycle with the line LOW, or signals a reset by not driving the line itself. If the SW-DP detects two bad data sequences in a row, it locks out until a reset sequence of 50 clock cycles with DBGDI HIGH is seen.

If the host does not see an expected response from SW-DP, it must allow time for SW-DP to return a data payload. The host can then retry with a read to the SW-DP ID code register. If this is unsuccessful, the host must attempt a reset.

Transfer timings

This section describes the interaction between the timing of transactions on the serial wire interface, and the DAP internal bus transfers. The section describes when the target responds with a WAIT acknowledgement.

Access port accesses result in the generation of transfers on the DAP internal bus. These transfers have an address phase and a data phase. The data phase can be extended by the access if it requires extra time to process the transaction, for example, if it must perform an AHB access to the system bus to read data.

Table 4-2 shows the terms used in Figure 4-4 to Figure 4-6 on page 4-11.

Table 4-2 Terms used in SW-DP timing

Term	Description
W.APACC	Write a DAP access port register.
R.APACC	Read a DAP access port register.
xxPACC	Read or write, to debug port or access port register.
WD[0]	First write packet data.
WD[-1]	Previous write packet data. A transaction that happened before this timeframe.
WD[1]	Second write packet data.
RD[0]	First read packet data.
RD[1]	Second read packet data.

Figure 4-4 shows a sequence of write transfers. It shows that a single new transfer, WD[1], can be accepted by the serial engine, while a previous write transfer, WD[0], is completing. Any subsequent transfer must be stalled until the first transfer completes.




Figure 4-4 SW-DP to DAP bus timing for write

Figure 4-5 on page 4-11 shows a sequence of read transfers. It shows that the payload for an access port read transfer provides the data for the previous read request. A read transfer only stalls if the previous transfer has not completed, in which case the first read transfer returns undefined data. It is still necessary to return data to ensure that the protocol timing remains predictable.




Figure 4-5 SW-DP to DAP bus timing for read

Figure 4-6 shows a sequence of transfers separated by IDLE periods. It shows that the wire is always handed back to the host after a transfer.




Figure 4-6 SW-DP idle timing

After the last bit in a packet, the line can be LOW, or Idle, for any period longer than a single bit, to enable the Start bit to be detected for back-to-back transactions.

SW-DP multi-drop support

The SW-DP implements the multi-drop extensions defined as part of Serial Wire protocol version 2 in the *ARM® Debug Interface Architecture Specification, ADIV5.0 to ADIV5.2*. This enables multiple SW-DP implementations supporting multi-drop extensions to share a single target connection.

The multi-drop extensions are fully backwards compatible. All targets are selected following a Wire Reset, and remain selected unless a TARGETSEL command is received that selects a single target.

Each target must be configured with a unique combination of target ID and instance ID, to enable a debugger to select a single target to communicate with:

- The target ID is a 32-bit field that uniquely identifies the system accessed by the SW-DP.
- The instance ID is a 4-bit field that distinguishes between multiple instances of the same target in a system. For example, because the same chip is used more than once on a board.

The multi-drop extensions do not enable the target ID and instance ID of targets to be read when multiple targets share a connection. The debugger must either be programmed with the target ID and instance ID of each target in advance, or must iterate through a list of known target IDs and instance IDs to discover which targets are connected.

Target ID

The SW-DP target ID is configured using a 32-bit input to the SW-DP, **targetid[31:0]**. [Table 4-3](#) shows how it must be connected.

Table 4-3 TARGETID input connections

Bits	Name	Description
[31:28]	Revision	The revision of the part. This field is not used when selecting a target.
[27:12]	Part number	Identifies the part.
[11:1]	Designer	Identifies the designer of the part. The code used is assigned by JEDEC standard JEP-106 as used in IEEE 1149.1 and CoreSight identification registers. Bits[11:8] identify the bank, and bits[7:1] identify the position within that bank.
[0]	Reserved	Must be HIGH.

The target ID must be configured even in systems where multi-drop operation is not required, because it can be used for part identification. For more information on how to define the target ID, see the *ARM® CoreSight™ SoC-400 System Design Guide*.

Instance ID

The SW-DP instance ID is configured using a 4-bit input to the SW-DP, **instanceid[3:0]**. If multiple targets with the same target ID might share a connection, **instanceid** must be driven differently for each target, for example by using non-volatile storage configured differently for each target. In most cases, you can tie this input as LOW.

4.2.6 Clock, reset, and power domain support

In the **swelktck** clock domain, there are registers to enable power control for the on-chip debug infrastructure. This enables the majority of the debug logic, for example, trace link components such as funnel, and trace sink components such as ETR, to be powered down by default. In this situation, only the serial engine must be clocked. A debug session then starts by powering up the debug sub-system. Optionally, the debugger can write to registers in the **cxgpr**, if present within the debug sub-system, to power up debug components selectively. In SWJ-DP, either JTAG-DP or SW-DP can make power up or reset requests but only if they are the selected device. Even in a system that does not provide a clock and reset control interface to the DAP, it is necessary to connect these signals so that it appears that a clock and reset controller is present. This permits correct handshaking of the request and acknowledge signals.

The SWJDP must be placed in an always-on domain. By instantiating an asynchronous DAPBUS bridge on the DAPBUS output of the SWJDP, the SWJDP can be power-isolated from the Debug domain.

4.2.7 SWD and JTAG selection mechanism

SWJ-DP enables one of the following modes to be selected:

- JTAG protocol.
- Serial Wire Debug protocol.
- Dormant.

When in dormant mode, the **tms**, **tdi**, and **tdo** signals can be used for other purposes, enabling other devices connected to the same pins to use alternative debug protocols.

The switcher defaults to JTAG operation on power up reset. Therefore the JTAG protocol can be used from reset without sending a selection sequence.

The SWJ-DP contains a mode status output, **jtag_{ns}w**, that is HIGH when the SWJ-DP is in JTAG mode and LOW when in SWD or Dormant mode. This signal can be used to:

- Disable other TAP controllers when the SWJ-DP is in SWD or dormant mode, for example by disabling **tck** or forcing **tms** HIGH.
- Multiplex the SWO, **traceswo**, onto another pin such as **tdo** when not in JTAG mode.

Another status output, **jtag_{top}**, indicates the state of the JTAG-DP TAP controller. The states are:

- Test-Logic-Reset.
- Run-Test/Idle.
- Select-DR-Scan.
- Select-IR-Scan.

This signal can be used with **jtag_{ns}w** to control multiplexers so that, for example, **tdo** and **tdi** can be reused as *General Purpose Input/Output* (GPIO) signals when the device is not in JTAG mode, or during cycles when these signals are not in use by the JTAG-DP TAP controller.

See the *ARM® Debug Interface Architecture Specification, ADIv5.0 to ADIv5.2* for information on the SWJ-DP switching sequences.

4.2.8 Common debug port features and registers

This section describes specific information about features and registers that are present in this implementation of SW-DP and JTAG-DP as part of the SWJ-DP. See the *ARM® Debug Interface Architecture Specification, ADIv5.0 to ADIv5.2*.

This section contains the following:

- [Features overview](#).
- [Example pushed operations on page 4-14](#).

Features overview

Both the SW-DP and JTAG-DP views within the SWJ-DP contain the same features as those that are defined in the *ARM® Debug Interface Architecture Specification, ADIv5.0 to ADIv5.2*. The following features are included:

- Sticky flags and debug port error responses as a result of either a read and write error response from the system or because of an overrun detection, STICKYORUN.
- Pushed compare and pushed verify to enable more optimized control from a debugger by performing a set of write transactions and enabling any comparison operation to be done within the debug port. See [Example pushed operations on page 4-14](#).
- Transaction counter to recover to a point within a repeated operation.
- System and debug power and debug reset control. This is to enable an external debugger to connect to a potentially turned-off system and to power up as much as is required to get a basic level of debug access with minimal understanding of the system.

For more information, see the *ARM® Debug Interface Architecture Specification, ADIv5.0 to ADIv5.2*

Example pushed operations

These are two examples that use this specific implementation of the *ARM® Debug Interface Architecture Specification, ADIv5.0 to ADIv5.2*. All register and feature references relate to this specification.

This section contains the following examples:

- [Example use of pushed verify operation on an AHB-AP.](#)
- [Example use of pushed find operation on an AHB-AP.](#)

Example use of pushed verify operation on an AHB-AP

You can use pushed verify to verify the contents of system memory as follows:

1. Make sure that the AHB-AP *Control/Status Word* (CSW) is set up to increment the *Transfer Address Register* (TAR) after each access.
2. Write to the TAR to indicate the start address of the Debug Register region that is to be verified.
3. Write a series of expected values as access port transactions. On each write transaction, the debug port issues an access port read access, compares the result against the value from the access port write transaction, and sets the STICKYCMP bit in the CTRL/STAT Register if the values do not match. The TAR is incremented on each transaction.

In this way, the series of values is compared against the contents of the access port locations and STICKYCMP is set if they do not match.

Example use of pushed find operation on an AHB-AP

You can use pushed find to search system memory for a particular word. If you use pushed find with byte lane masking you can search for one or more bytes.

1. Make sure that the AHB-AP CSW is set up to increment the TAR after each access.
2. Write to the TAR to indicate the start address of the Debug Register region that is to be searched.
3. Write the value to be searched for as an AP write transaction. The debug port repeatedly reads the location indicated by the TAR. On each debug port read:
 - The value returned is compared with the value from the access port write transaction. If they match, the STICKYCMP flag is set.
 - The TAR is incremented.

This continues until STICKYCMP is set or you terminate the search using ABORT.

You can also use pushed find without address incrementing to poll a single location, for example, to test for a flag being set on completion of an operation.

4.3 DAPBUS interconnect

The DAPBUS interconnect is a combinational component for connecting the DP to the APs in the DAP.

4.3.1 Clock and reset

There are no clock or reset pins because this component is a combinational block.

4.3.2 Functional interfaces

The DAPBUS interconnect has one DAPBUS slave interface. It has a configurable number of DAPBUS master interfaces. This is defined at design time.

4.3.3 Operation

To address a particular AP, the DP uses the eight MSBs of its address bus, **dapcaddrs[15:2]**. The value driven on these address lines is determined by the APSEL[7:0] field in the AP Select register. This register is present on all DP implementations that are compliant with the *ARM® Debug Interface Architecture Specification, ADIv5.0 to ADIv5.2*.

An access to a master interface that does not exist goes to the default slave, which ignores writes and returns zero on reads.

4.4 DAPBUS asynchronous bridge

The DAPBUS asynchronous bridge enables data transfer between two asynchronous clock domains. It also provides an optional LPI to support its use between two power domains.

4.4.1 Clock and reset

The clocks and resets of the DAPBUS asynchronous bridge are:

dapclk_m	Clock for the master interface.
dapclk_s	Clock for the slave interface.
dapclk_{enm}	Clock enable for the master interface.
dapclk_{ens}	Clock enable for the slave interface.
dapreset_m	Active-LOW reset for the master interface. This is asynchronously asserted and must be synchronously deasserted.
dapreset_s	Active-LOW reset for the slave interface. This is asynchronously asserted and must be synchronously deasserted.

4.4.2 Functional interfaces

The DAPBUS asynchronous bridge has the following interfaces:

- One DAPBUS master interface.
- One DAPBUS slave interface.
- One optional LPI slave interface.

4.4.3 Functional description

The DAPBUS asynchronous bridge carries one transaction at a time across the clock domain boundary.

Aborting the current transaction

The SWJ-DP can abort a transaction in progress by driving **dapaborts** to HIGH. The bridge responds to the abort by driving **dapready_s** HIGH, ending the current transaction. However, the next transaction is stalled until the previously aborted transaction completes on the master interface.

4.4.4 Low-power features

The DAPBUS asynchronous bridge supports an optional LPI to a power controller. The power controller can request the master interface of the bridge to go into low-power state through the LPI. The bridge enters low-power state when there are no pending transactions.

When the bridge is in low-power mode and it receives a new transaction, it generates a wake-up request on the LPI by driving **active** HIGH and issues the transaction through its master interface when the power controller brings the master interface out of low-power state. The bridge stalls the transaction on the slave interface until the master interface is brought out of low-power state, and ensures that there is no loss of data transferred through the bridge.

4.5 DAPBUS synchronous bridge

The DAPBUS synchronous bridge enables data transfer between two synchronous clock domains. It can be used as a register slice within a clock domain to break long timing paths. It also includes an optional LPI to support its use between two power domains.

4.5.1 Clock and reset

The two synchronous clock domains must use the same clock input. Clock enable inputs are used to indicate the relative speeds of the two clock domains. The clocks and resets of the DAPBUS synchronous bridge are:

dapclk	Clock.
dapresetn	Active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.
dapclkens	Clock enable for the slave interface.
dapclkenm	Clock enable for the master interface.

4.5.2 Functional interface

The DAPBUS synchronous bridge has the following interfaces:

- One DAPBUS master interface.
- One DAPBUS slave interface.
- One optional LPI slave interface.

4.5.3 Functional description

The DAPBUS synchronous bridge carries one transaction at a time.

The bridge can be used as a register slice to aid timing closure.

Special considerations apply when using the clock enable inputs to interface between synchronous clock domains. For more information, see the *ARM® CoreSight™ SoC-400 Integration Manual*.

4.5.4 Low power features

The DAPBUS synchronous bridge LPI interface functions in the same way as the DAPBUS asynchronous bridge LPI interface. See [Chapter 5 APB Interconnect Components](#).

4.6 JTAG-AP

The JTAG-AP provides JTAG access to on-chip components, operating as a JTAG master port to drive JTAG chains throughout a SoC. The JTAG command protocol is byte-oriented, with a word wrapper on the read and write ports to yield acceptable performance from the 32-bit internal data bus in the DAP. Daisy chaining is avoided by using a port multiplexer. In this way, slower cores do not impede faster cores. See the *ARM® Debug Interface Architecture Specification, ADIV5.0 to ADIV5.2*.

The implementation-specific features of the JTAG-AP are described in the following sections:

- [External interfaces](#).
- [RTCK connections](#).

4.6.1 External interfaces

Table 4-4 shows the JTAG to slave device signals.

Each of the eight JTAG scan chains is on the same bit position for each JTAG signal. For example, connections for scan chain 0 can be located on bit [0] of each bus connection of **cstck**, **cstms**, **cstdi**, and **portconnected**.

Table 4-4 JTAG to slave device signals

Name	Type	Description
nsrstout[7:0]	Output	Sub system reset out.
srstconnected[7:0]	Input	Sub system reset is present.
ncstrst[7:0]	Output	JTAG test reset.
cstck[7:0]	Output	JTAG test clock.
cstms[7:0]	Output	JTAG test mode select.
cstdi[7:0]	Output	JTAG test data in, to external TAP.
cstdo[7:0]	Input	JTAG test data out, from external TAP.
csrtck[7:0]	Input	Return test clock, target pacing signal.
portconnected[7:0]	Input	JTAG port is connected, status signal.
portenabled[7:0]	Input	JTAG port is enabled, for example, it might be deasserted by a processor powering down.

4.6.2 RTCK connections

This section describes the **rtck** connections.

Global port and RTCK

When more than one bit of **portsel[7:0]** is set, all active JTAG-AP multiplexer port **rtcks** are combinatorially joined, so that:

- If **tck**=0 then select OR of active **rtcks**.
- If **tck**=1 then select AND of active **rtcks**.

An active **rtck** is generated by an active port that is defined as a port which:

- Is selected, when its **portsel[7:0]** bit is set.
- Is connected, when its **portconnected[7:0]** bit is set.

- Has not been disabled or powered down in this session, when its PSTA bit is 0.

If no ports are active, **rtck** is connected directly to **tck**. This means that disabling or powering down a JTAG slave cannot lock up the **rtck** interface.

Asynchronous TAP controllers that do not require an **rtck** connection must connect their **tck** output from JTAG-AP to the corresponding **rtck** input.

RTCK wrapper

———— Note —————

This section applies only to synchronous TAP controllers.

Where devices do not have a return clock, an **rtck** wrapper must be used to register **tck** against the processor clock. See [Additional reading on page x](#) and the applicable Integration Manual for information on how to implement an **rtck** wrapper.

4.7 AXI-AP

The AXI-AP implements the MEM-AP architecture to directly connect to an AXI memory system. You can connect it to other memory systems using a suitable bridging component.

For more information on the key features and the configuration options of the AXI-AP, see [Additional reading on page x](#).

4.7.1 Clock and reset

The AXI-AP operates in a single clock domain, which must be used for both the DAPBUS interface and the AXI interface. The clock and reset signals of the AHB-AP are:

clk	Clock
resetn	Active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.

On AXI-AP reset, the entire AXI-AP module is reset and the transaction history is lost. ARM recommends that reset is not asserted while an AXI transfer is in progress. However, AXI-AP permits reset to be asserted with the understanding that all transaction history is lost.

4.7.2 Functional interfaces

AXI-AP has the following bus interfaces:

- DAPBUS slave interface that connects to the DAPBUS interconnect.
- Authentication slave interface.
- AXI4 master interface.

4.7.3 AXI-AP features

[Table 4-5](#) shows the features implemented by AXI-AP.

Table 4-5 AXI-AP features

Feature	Comment
AXI4 interface support	-
Auto-incrementing TAR	-
Stalling accesses	-
Access size	8, 16, 32, or 64 bits.
Endianness	Little-endian.
Error response	-
Packed transfers	-
ROM table pointer register	-
Long address support	-

Table 4-5 AXI-AP features (continued)

Feature	Comment
AXI transfers	Write, read transfers.
	Burst size of 1 only.
	No out-of-order transactions.
	No multiple outstanding accesses.
	Only aligned transfers are supported.
ACE-Lite	Limited set of commands to support coherency in the system.
	All transactions to non-shareable memory regions.
	Limited subset of transactions to shareable memory regions.
	For reads only. Supports the ReadOnce transaction type.
	For writes only. Supports the WriteUnique transaction type.
	Barrier transactions

4.7.4 DAP transfer abort

If the DP issues an abort over the DAPBUS interface, abort the AXI-AP completes the transaction on its DAPBUS slave interface immediately. The DAP transfer abort does not cancel the ongoing AXI transfer.

4.7.5 Error responses

This section describes the following:

- [AXI initiated error responses.](#)
- [AP initiated error response on page 4-22.](#)
- [AXI and AP initiated error responses on page 4-22.](#)
- [AXI transfers on page 4-23.](#)
- [Packed transfers on page 4-24.](#)

AXI initiated error responses

An error response received on the AXI master interface propagates onto the DAP bus as the transfer is completed.

For 64-bit data transfer, a sequence of two reads or writes must be generated on the DAP bus for a single 64-bit access on the AXI interface. For reads, the first read request on the DAP bus sends a read request on the AXI interface while for writes, a write access is sent on the AXI interface only after two write requests are received on the DAP bus.

Therefore, an error response received for a read request is for the first read request on the DAP bus while an error response received for a write request is for the second write request on the DAP bus.

AP initiated error response

AXI-AP writes after an abort

After a **DP-initiated abort** operation is carried out, and an external transfer is still pending, that is, the transfer in progress bit remains HIGH, all writes to the AXI-AP return an error response which you can ignore.

AXI-AP writes return an error until the transfer in progress, the TrInProg bit, is set to 0 when the system transfer completes.

AXI-AP reads after a 64-bit AXI read sequence is broken

Read requests from the DAP bus must access both BDx registers of the pair, and must access the lower-numbered register first. For a DRW, two write requests are required to get the entire 64-bit word from AXI interface.

All other accesses, such as a read followed by a write access to the same or different registers, return an error response to the DP.

AXI-AP writes after a 64-bit write sequence is broken

Write requests from the DAP interface must access both BDx registers of the pair and must access the lower-numbered register first. For a DRW, two write requests are required to build a 64-bit packet as write data on the AXI interface.

All other accesses, such as a write followed by another read-write access to different registers, return an error response.

For example, after accessing DRW, the next access on the DAP bus must be a write to DRW. Any other access returns an error response.

Similarly, after accessing BD0, the next access must be a write to BD1. Any other access returns an error response.

Aborted AXI barrier transaction

It is possible to abort a barrier transaction that has not yet completed. When the abort request is generated, the DAPBUS transaction is completed in the next cycle. However the CSW.TrInPrg bit remains set to indicate that the AXI interface is busy waiting to complete the transaction. While the AXI interface is busy, a read-write request to DRW or BDx registers that results in a transaction on the AXI interface, causes the AXI-AP to return an error response to the DP.

AXI and AP initiated error responses

If an error response is given on the DAPBUS slave interface and TrInProg is LOW in the CSW Register, the error is from either:

- A system error response if **dbgen** and **spiden** permit the transfer to be initiated.
- An AXI-AP error response if **dbgen** and **spiden** do not permit the transfer.

Table 4-6 shows the difference between an AXI and an AP initiated error response.

Table 4-6 Difference between AXI and AP initiated error response

CSW.Prot[1]	spiden	dbgen	Error response from	Reason
X	X	0	AXI-AP	All transfers blocked

Table 4-6 Difference between AXI and AP initiated error response (continued)

CSW.Prot[1]	spiden	dbgen	Error response from	Reason
0	0	1	AXI-AP	Secure transfers blocked
0	1	1	System	Secure transfer produced an error response
1	X	1	System	Non-secure transfer produced an error response

If an error response is given and TrInProg is HIGH, then the error is from an access port error response. This case can only occur after the initiation of an abort when the system transfer has not completed.

4.7.6 AXI transfers

The AMBA4 AXI compliant Master Port supports the following features:

- Bursts of single transfer.
- Master processes one transaction at a time in the order they are issued.
- No out-of-order transactions.
- No issuing of multiple outstanding addresses.

Burst length

The AXI-AP supports burst length of one transfer only. **ARLEN[3:0]** and **AWLEN[3:0]** are always 0b0000.

Packed 8 or 16-bit transfers are treated as individual burst lengths of one transfer at the AXI interface. This ensures that there are no issues with boundary wrapping to avoid additional AXI-AP complexity.

Burst size

Supported burst sizes are:

- 8-bit.
- 16-bit.
- 32-bit.
- 64-bit.

Burst type

ARBURST and **AWBURST** signals are always 0b01.

Because only bursts of one transfer are supported, burst type has no meaning in this context.

Atomic accesses

AXI-AP supports normal accesses only.

ARLOCK and **AWLOCK** signals are always 0b00.

Unaligned accesses

Unaligned accesses are not supported. Depending on the size of the transfers, addresses must be aligned.

- For 16-bit half word transfers:
 - Base address 0x01 is aligned and **AxADDR[7:0]** = 0x00.
 - Base address 0x02 is retained and **AxADDR[7:0]** = 0x02.

- For 32-bit word transfers:
 - Base address 0x01 to 0x03 is aligned and **AxADDR[7:0]** = 0x00.
 - Base address 0x04 is retained and **AxADDR[7:0]** = 0x04.
- For 64-bit word transfers:
 - Base address 0x04 is aligned and **AxADDR[7:0]** = 0x00.
 - Base address 0x08 is retained and **AxADDR[7:0]** = 0x08.

For example, for 16-bit transfers, addresses must be aligned to a 16-bit half-word boundary, for 32-bit word transfers, addresses must be word-aligned, and for 64-bit double-word transfers, addresses must be double-word aligned.

4.7.7 Packed transfers

The DAPBUS interface is a 32-bit data bus. However, 8-bit or 16-bit transfers can be formed on AXI according to the size field in the CSW register, 0x000. The AddrInc field in the CSW Register permits optimized use of DAPBUS to reduce the number of accesses to the DAP. It indicates whether the entire data word can be used to pack more than one transfer. If packed transfers are initiated, then address incrementing is automatically enabled. Multiple transfers are carried out in sequential addresses, with the size of the address increment based on the size of the transfer.

Examples of the transactions are:

For an unpacked 16-bit write at a base address of base 0x2, that is, CSW[2:0] = 0b001, CSW[5:4] = 0b01, **WDATA[31:16]** is written from bits [31:16] in the DRW register.

For an unpacked 8-bit read at a base address of base 0x1, that is, CSW[2:0] = 0b000, CSW[5:4] = 0b01, **RDATA[31:16]** and **RDATA[7:0]** are zero, **RDATA[15:8]** contains read data.

For a packed byte write at base address of base 0x2, that is, CSW[2:0] = 0b000 and CSW[5:4] = 0b10, four write transfers are initiated, and the order of data that is sent is:

- **WDATA[23:16]**, from **DRW[23:16]** to **AWADDR[31:0]** = 0x00000002.
- **WDATA[31:24]**, from **DRW[31:24]** to **AWADDR[31:0]** = 0x00000003.
- **WDATA[7:0]**, from **DRW[7:0]** to **AWADDR[31:0]** = 0x00000004.
- **WDATA[15:8]**, from **DRW[15:8]** to **AWADDR[31:0]** = 0x00000005.

For a packed half-word read at a base address of base 0x2, that is, CSW[2:0] = 0b001, CSW[5:4] = 0b10, two read transfers are initiated:

- **RDATA[31:16]** is stored into **DRW[31:16]** from **ARADDR[31:0]** = 0x00000002.
- **RDATA[15:0]** is stored into **DRW[15:0]** from **ARADDR[31:0]** = 0x00000004.

The AXI-AP only asserts **DAPREADY** HIGH when all packed transfers from the AXI interface have completed.

If the current transfer is aborted or the current transfer receives an ERROR response, the AXI-AP does not complete the subsequent packed transfers and returns **DAPREADY** HIGH immediately after the current packed transfer.

4.7.8 Valid combinations of AxCACHE and AxDOMAIN

Table 4-7 shows the valid combinations of AxCACHE and AxDOMAIN.

Table 4-7 Valid combination of AxCACHE and AxDOMAIN values

AxCACHE	Access type	AxDOMAIN	Domain type	Valid
0000	Device	00	Non-shareable	NO
0001		01	Inner-shareable	NO
		10	Outer-shareable	NO
		11	System	YES
0010	Non-Cacheable	00	Non-shareable	Enabled
0011		01	Inner-shareable	Enabled
		10	Outer-shareable	Enabled
		11	System	YES
010x	-	-	-	NO
100x	-	-	-	
110x	-	-	-	
011x	Write	00	Non-shareable	YES
101x	Through	01	Inner-shareable	YES
111x	Write	10	Outer-shareable	YES
	Back	11	System	NO

4.8 AHB-AP

The AHB-AP implements the MEM-AP architecture to directly connect to an AHB-based memory system. Connection to other memory systems is possible through suitable bridging.

As part of the MEM-AP description, the AHB-AP has a number of implementation-specific features that are described in:

- [Clock and reset.](#)
- [External interfaces.](#)
- [Implementation features on page 4-28.](#)
- [DAP transfers on page 4-28.](#)
- [Differentiation between system and access port initiated error responses on page 4-29.](#)

For information about all the registers and features in a MEM-AP, see the *ARM® Debug Interface Architecture Specification, ADIv5.0 to ADIv5.2*.

4.8.1 Clock and reset

The AHB-AP operates in a single clock domain, which must be used for both the DAPBUS interface and the AHB interface. The clock and reset signals of the AHB-AP are:

dapclk	Clock.
dapclken	Clock enable.
dapresetn	Active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.

The **dapresetn** signal must only be asserted LOW when there is no pending transaction on the AHB interface.

4.8.2 External interfaces

The primary external interface to the system is an AHB-Lite master port that supports:

- AHB in AMBA v2.0.
- ARM11 AMBA extensions.
- TrustZone extensions.

The AHB-Lite master port does not support:

- BURST and SEQ.
- Exclusive accesses.
- Unaligned transfers.

[Table 4-8](#) shows the other AHB-AP ports.

Table 4-8 Other AHB-AP ports

Name	Type	Description
dbgen	Input	Enables AHB-AP transfers if HIGH. Access to the AHB-AP registers is still permitted if dbgen is LOW, but no AHB transfers are initiated. If a transfer is attempted when dbgen is LOW, then the DAP bus returns dapslverr HIGH.
spiden	Input	Permits Secure transfers to take place on the AHB-AP. If spiden is HIGH, then hprot[6] can be asserted as programmed into the SProt bit in the CSW Register. See Chapter 3 Programmers Model .

HPROT encodings

hprot[6:0] is provided as an external port and is programmed from the Prot field in the CSW register with the following conditions:

- **hprot[4:0]** programming is supported.
- **hprot[5]** is not programmable and is always LOW. Exclusive access is not supported, and therefore **hprot[2]** is not supported.
- **hprot[6]** programming is supported. **hprot[6]** HIGH is a Non-secure transfer. **hprot[6]** LOW is a Secure transfer. **hprot[6]** can be asserted LOW by writing to the SProt field in the CSW Register. A Secure transfer can only be initiated if **spiden** is HIGH. If SProt is set LOW in the CSW Register to perform a Secure transfer, but **spiden** is LOW, then no AHB transfer takes place.

See [Chapter 3 Programmers Model](#) for values of the Prot field.

HRESP

hresp[0] is the only RESPONSE signal that the AHB-AP requires:

- AHB-Lite devices do not support SPLIT and RETRY and therefore **hresp[1]** is not required. It is still provided as an input, and if not present on any slave it must be tied LOW. Any **hresp[1:0]** response that is not 0b00, OKAY, is treated as an ERROR response.
- **hresp[2]** is not required because exclusive accesses are not supported in the AHB-AP.

HBSTRB support

hbstrb[3:0] signals are automatically generated based on the transfer size **hsize[2:0]** and **haddr[1:0]**. Byte, half-word, and word transfers are supported. It is not possible for you to directly control **hbstrb[3:0]**.

Unaligned transfers are not supported. [Table 4-9](#) shows an example of the generated **hbstrb[3:0]** signals for different-sized transfers.

Table 4-9 Example generation of byte lane strobes

Transfer description	haddr[1:0]	hsize[2:0]	hbstrb[3:0]
8-bit access to 0x1000	0b00	0b000	0b0001
8-bit access to 0x1003	0b11	0b000	0b1000
16-bit access to 0x1002	0b10	0b001	0b1100
32-bit access to 0x1004	0b00	0b010	0b1111

AHB-AP transfer types and bursts

The AHB-AP cannot initiate a new AHB transfer every clock cycle because of the additional cycles required to serial scan in the new address or data value through a debug port. The AHB-AP supports two **htrans** transfer types, IDLE and NONSEQ:

- When a transfer is in progress, it is of type NONSEQ.
- When no transfer is in progress and the AHB-AP is still granted the bus, the transfer is of type IDLE.

The only unpacked **hburst** encoding supported is SINGLE. Packed 8-bit transfers or 16-bit transfers are treated as individual NONSEQ, SINGLE transfers at the AHB-Lite interface. This ensures that there are no issues with boundary wrapping, to avoid additional AHB-AP complexity.

A full AHB master interface can be created by adding an AHB-Lite to AHB wrapper to the output of the AHB-AP, as provided in the *AMBA Design Kit*.

4.8.3 Implementation features

The AHB-AP provides the following specific MEM-AP features:

- Auto-incrementing of the Transfer Address Register with address wrapping on 1KB boundaries.
- Word, half-word, and byte accesses to devices present on the AHB memory system.
- Packed transfers on sub-word transfers.

The AHB-AP does not support the following MEM-AP features:

- Big-endian. All accesses performed as expected to be to a little-endian memory structure.
- Slave memory port disabling. The AHB-Lite master interface is not shared with any other connection so there is no slave port to disable access to this interface. If the memory map presented to the AHB-AP is to be shared with another AHB-Lite master then this is implemented externally to the DAP.

4.8.4 DAP transfers

This section describes:

- [DAP transfer aborts](#).
- [Error response generation](#).

DAP transfer aborts

The AHB-AP does not cancel the system-facing operation and returns **dapready** HIGH one cycle after **dapabort** has been asserted by the driving debug port. The externally driving AHB master port does not violate the AHB protocol. After a transfer has been aborted, the CSW Register can be read to determine the state of the transfer in progress bit, TrInProg. When TrInProg returns to zero, either because the external transfer completes, or because of a reset, the AHB-AP returns to normal operation. All other writes to the AHB-AP are ignored until this bit is returned LOW after a transfer abort.

Error response generation

This section describes:

- [System initiated error response](#).
- [AHB-AP reads after an abort on page 4-29](#).
- [AHB-AP writes after an abort on page 4-29](#).

System initiated error response

An error response received on the system driving master propagates onto the DAP bus when the transfer is completed. This response is received by the debug ports.

AHB-AP reads after an abort

After a **dapabort** operation is carried out, and an external transfer is still pending, that is, the TrInProg bit remains HIGH, reads of all registers return a normal response except for reads of the Data read-write Register and banked registers. Reads of the Data Read/Write Register and banked registers return an error response because they cannot initiate a new system read transfer until the CSW.TrInProg is set to 0 either by completing the system transfer or by a reset.

AHB-AP writes after an abort

After a **dapabort** operation is carried out, and an external transfer is still pending, that is, the transfer in progress bit remains HIGH, all writes to the access port return an error response, because they are ignored until the TrInProg bit is set to 0.

4.8.5 Differentiation between system and access port initiated error responses

If **dapslverr** is HIGH and TrInProg is LOW in the CSW Register, the error is from either:

- A system error response if **dbgen** and **spiden** permit the transfer to be initiated.
- An AHB-AP error response if **dbgen** and **spiden** do not permit the transfer to be initiated.

Table 4-10 shows the error responses.

Table 4-10 Error responses with DAPSLVERR HIGH and TrInProg LOW

SProt	SPIDEN	DBGEN	Error response from	Reason
x	x	0	AHB-AP	No transfers permitted
0	0	1	AHB-AP	Secure transfers not permitted
0	1	1	System	Secure transfer produced an error response
1	x	1	System	Non-secure transfer produced an error response

If **dapslverr** is HIGH and TrInProg is HIGH, then the error is from an access port error response. The transfer has not been accepted by the access port. This case can only occur after an abort has been initiated and while the system transfer has not completed.

4.9 APB-AP

The APB-AP implements the MEM-AP architecture to connect directly to an APB based system. This bus is normally dedicated to CoreSight and other debug components.

As part of the MEM-AP description, the APB-AP has a number of implementation-specific features. These are described in:

- [Clock and reset.](#)
- [External interfaces.](#)
- [Implementation features.](#)
- [DAP transfers on page 4-31.](#)
- [Authentication requirements for APB-AP on page 4-32.](#)

For information on all the registers and features in a MEM-AP, see the *ARM® Debug Interface Architecture Specification, ADIv5.0 to ADIv5.2*

4.9.1 Clock and reset

The APB-AP operates in a single clock domain, which must be used for both the DAPBUS interface and the APB interface. The clock and reset signals of the APB-AP are:

dapclk	Clock.
dapclken	Clock enable.
dapresetn	Active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.

The **dapresetn** signal must only be asserted LOW when there is no pending transaction on the APB interface.

4.9.2 External interfaces

The primary interface on APB-AP is an APB AMBA 3 compliant interface supporting:

- Extended slave transfers.
- Transfer response errors.

[Table 4-11](#) shows the other APB-AP ports.

Table 4-11 APB-AP other ports

Name	Type	Description
pdbgswen	Output	Enables self-hosted access to the debug APB at the APB multiplexer.
deviceen	Input	Disables device when LOW.

4.9.3 Implementation features

The APB-AP provides the following specific MEM-AP features:

- Auto-incrementing of the Transfer Address Register with address wrapping on 1KB boundaries.
- Slave memory port disabling a slave interface is provided through the APB interconnect to enable another APB master to connect to the same memory map as the APB-AP.

The APB-AP does not support the following MEM-AP features:

- Big-endian. All accesses must be to a little-endian memory structure.
- Sub-word transfers. Only word transfers are supported.

The APB-AP has one clock domain, **dapclk**. It drives the complete APB-AP. This must be connected to **pclkdbg** for the APB interface.

dapresetn resets the internal DAP interface and the APB interface.

4.9.4 DAP transfers

This section describes DAP transfers.

Effects of DAPABORT

The APB-AP does not cancel the system-facing operation, and returns **dapready** HIGH one cycle after **dapabort** is asserted by the debug port. The externally driving APB master port does not violate the APB protocol. After a transfer is aborted, the Control and Status Register can be read to determine the state of the transfer in progress bit, TrInProg. When TrInProg returns to zero, after completing the external transfer or on a reset, the APB-AP returns to normal operation. All other writes to the APB-AP are ignored until the TrInProg bit is returned LOW after a transfer Abort.

APB-AP error response generation

APB-AP error response generation is described in:

- *System initiated error response.*
- *AP-initiated error response.*
- *Differentiation between System-initiated and AP-initiated error responses.*

System initiated error response

An error response received on the APB master interface propagates onto the DAP bus when the transfer is completed. This is received by the debug ports.

AP-initiated error response

After a DP-initiated abort operation is carried out, and an external transfer is still pending, that is, the TrInProg bit in the CSW Register remains HIGH:

- Reads of all registers return a normal response except for reads of the Data Read/Write Register and banked registers. Reads of the Data Read/Write Register and banked registers return an error response because they cannot initiate a new system read transfer until CSW.TrInProg is set to 0 either by completing the system transfer or by a reset
- Writes to the access port return an error response, because they are ignored until the TrInProg bit has been set to 0.

Differentiation between System-initiated and AP-initiated error responses

If **dapslverr** is HIGH and TrInProg is LOW, then the error is from a system error response.

If **dapslverr** is HIGH and TrInProg is HIGH, then the error is from an access port error response. The transfer has not been accepted by the access port. This case can occur after an abort has been initiated and while the system transfer has not completed.

4.9.5 Authentication requirements for APB-AP

APB-AP has one authentication signal, called **deviceen**:

- If the APB-AP is connected to a debug bus, **deviceen** must be tied HIGH.
- If the APB-AP is connected to a system bus dedicated to the Secure state, this signal must be connected to **spiden**.
- If the APB-AP is connected to a system bus dedicated to the Non-secure state, this signal must be connected to **dbgen**.

For more information, see the *ARM® CoreSight™ Architecture Specification*.

Chapter 5

APB Interconnect Components

This chapter describes the APB interconnect components. It contains the following sections:

- [*APB Interconnect with ROM table on page 5-2.*](#)
- [*APB asynchronous bridge on page 5-5.*](#)
- [*APB synchronous bridge on page 5-6.*](#)

5.1 APB Interconnect with ROM table

The APB interconnect connects one or more APB bus masters, for example an APB-AP and an APB interface driven by an on-chip processor. APB interconnects can be cascaded, for example to split across multiple clock or power domains.

Each APB Interconnect implements a ROM table at address `0x00000000`, which identifies the locations of the CoreSight components accessed through it.

The APB Interconnect implements a 32-bit data bus.

5.1.1 Clock and reset

This component has a single clock domain, **clk**, driven by the debug APB clock. The master and slave interfaces operate on the same clock, **clk**.

This component has a single reset input, **resetsn**, that is an asynchronous active-LOW reset input.

5.1.2 Functional interfaces

The APB interconnect with the ROM table has a configurable number of AMBA 3 APB-compliant slave interfaces and AMBA 3 APB-compliant master interfaces. Each master interface can address a configurable address size, to support CoreSight components that require more than 4KB of address space. The base address of each master must align to its size.

The DbgSwEnable bit in the APB-AP can be used to prevent self-hosted, on-chip, accesses.

5.1.3 Device operation

This section describes device operation in the following subsections:

- [Accesses to ROM table.](#)
- [Arbitration.](#)
- [Error response on page 5-3.](#)
- [Address width on master interfaces on page 5-3.](#)
- [Address width on slave interfaces on page 5-4.](#)

Accesses to ROM table

Accesses to addresses in the range `0x0000 - 0x0FFC` are decoded to the ROM table. See the *ARM® Debug Interface Architecture Specification, ADIV5.0 to ADIV5.2* for information on ROM tables.

Arbitration

The internal arbiter arbitrates between competing slave interfaces for access to debug APB as the following algorithm demonstrates:

- When a slave interface raises a request, the highest priority is given to the slave interface with the lowest instance suffix, that is, `SlvIntf0 > SlvIntf1 > SlvIntf2 > ... > SlvIntf(n-1)`. The order in which these slave interfaces raised their requests relative to each other is not used in arbitration.
- The arbitration is re-evaluated after every access.

Error response

The APB interconnect returns an error on its slave interface under any of the following conditions:

- The targeted debug APB device returns an error response.
- The address accessed by a slave interface does not decode to any debug APB device.
- A system access is attempted to a debug APB device when not permitted. This occurs when the DbgSwEnable bit in the APB-AP is cleared, and self-hosted, on-chip, accesses are attempted.

Address width on master interfaces

The width of the address bus on the master interface depends on the size of the address space allocated to that interface through bit[31] of the address bus. Bit[31] is always exported onto the master interface. [Table 5-1](#) shows the address bus widths for each setting of size.

Table 5-1 Address bus on the master interfaces

Size of address space	Address bus on the master interface, where x=0 to NUM_MASTER_INTF-1
4KB	paddrm<x>[11:2]
8KB	paddrm<x>[12:2]
16 KB	paddrm<x>[13:2]
32 KB	paddrm<x>[14:2]
64 KB	paddrm<x>[15:2]
128 KB	paddrm<x>[16:2]
256 KB	paddrm<x>[17:2]
512 KB	paddrm<x>[18:2]
1 MB	paddrm<x>[19:2]
2 MB	paddrm<x>[20:2]
4 MB	paddrm<x>[21:2]
8 MB	paddrm<x>[22:2]
16 MB	paddrm<x>[23:2]
32 MB	paddrm<x>[24:2]
64 MB	paddrm<x>[25:2]
128 MB	paddrm<x>[26:2]
256 MB	paddrm<x>[27:2]
512 MB	paddrm<x>[28:2]
1 GB	paddrm<x>[29:2]

Note

<x> is the master interface number, from 0 to NUM_MASTER_INTF - 1. Master port base addresses must be aligned to their size.

Address width on slave interfaces

The address width on the APB slave interfaces depends on the total memory footprint occupied by the defined master interfaces and the 4KB footprint of the ROM Table.

5.2 APB asynchronous bridge

The APB asynchronous bridge enables data transfer between two asynchronous clock domains. The APB asynchronous bridge is designed to exist across two power domains and provides an optional LPI.

5.2.1 Clock and reset

The clocks and resets of the APB asynchronous bridge are:

pelkm	Clock for master interface.
pelkenm	Clock enable for master interface.
presetmn	Active-LOW reset for master interface. This is asynchronously asserted and must be synchronously deasserted.
pelks	Clock for slave interface.
pelkens	Clock enable for slave interface.
presetsn	Active-LOW reset for slave interface. This is asynchronously asserted and must be synchronously deasserted.

5.2.2 Functional interfaces

The APB asynchronous bridge has the following interfaces:

- One APB master compliant with APB3.
- One APB slave compliant with APB3.
- One optional LPI slave.

5.2.3 Low-power features

The APB asynchronous bridge supports an optional LPI to a power controller. The power controller can request the master interface of the bridge to go into low-power state through the LPI. The bridge enters low-power state when there are no pending transactions.

When the bridge is in low-power mode and it receives a new transaction, it generates a wake-up request on the LPI by driving **active** HIGH and issues the transaction through its master interface when the power controller brings the master interface out of low-power state. The bridge stalls the transaction on the slave interface until the master interface is brought out of low-power state, and ensures that there is no loss of data transferred through the bridge.

5.3 APB synchronous bridge

The APB synchronous bridge enables data transfer between two synchronous clock domains.

5.3.1 Clock and reset

The APB synchronous bridge operates in a single clock domain with one asynchronous reset. The clocks and resets of the APB synchronous bridge are:

pelk	Clock.
presetn	Active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.
pelkenm	Clock enable for master interface.
pelkens	Clock enable for slave interface.

5.3.2 Functional interface

The APB synchronous bridge has the following interfaces:

- One APB master compliant with APB3.
- One APB slave compliant with APB3.
- One optional LPI port.

5.3.3 Functional description

APB synchronous bridge can be used as a register slice on the APB path.

Special considerations apply when using the clock enable inputs to interface between synchronous clock domains. For more information, see the *ARM® CoreSight™ SoC-400 Integration Manual*.

5.3.4 Low-power features

The APB synchronous bridge LPI functions in the same way as the APB asynchronous bridge LPI interface. See [APB asynchronous bridge on page 5-5](#).

Chapter 6

ATB Interconnect Components

This chapter describes the ATB interconnect components. It contains the following sections:

- *ATB replicator* on page 6-2.
- *ATB funnel* on page 6-3.
- *ATB upsizer* on page 6-6.
- *ATB downsizer* on page 6-7.
- *ATB asynchronous bridge* on page 6-8.
- *ATB synchronous bridge* on page 6-10.

6.1 ATB replicator

The ATB replicator propagates the data from a single ATB master to two ATB slaves at the same time. If the optional APB interface is implemented, it can also separately filter the trace for each ATB master interface.

6.1.1 Clock and reset

The clock and reset signals of the ATB replicator are:

clk	Clock.
resetn	Active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.
pclkendbg	Clock enable for the optional debug APB interface.

6.1.2 Functional interfaces

The ATB replicator has a single slave ATB port, two ATB master ports, and one optional APB port.

6.1.3 Functional overview

The ATB replicator permits the connection of two trace sinks. If more than two trace sinks are required then multiple replicators can be used.

ID Filtering

If the optional APB interface is implemented, the replicator can filter the trace for each ATB master interface according to the trace ID. Most trace sources use a single trace ID for their trace, and so the replicator can be programmed to control which trace sources are captured by each trace sink.

After reset the replicator behavior matches the behavior of a non-programmable replicator, and no filtering is performed. The filtering settings can be changed at any time.

Trace data flow

As data is received from the trace source, it is passed on to all trace sinks at the same time. The replicator does not accept more data from the trace source until all the trace sinks have accepted this data. This has the impact of reducing the throughput of the replicator to match that of the slowest trace sink.

If the optional APB interface is implemented, a trace sink which supports high bandwidth trace, such as an ETB, can be enabled at the same time as a trace sink which supports only lower bandwidth trace, such as a TPIU. Higher bandwidth trace sources can be filtered out of the trace seen by the TPIU, so that it does not give backpressure to the replicator and therefore impact the trace seen by the ETB.

6.2 ATB funnel

The ATB funnel component merges multiple ATB buses into a single ATB bus. If the optional APB interface is implemented, a debugger can also control the arbitration scheme and selectively enable the ATB slave interfaces for tracing.

6.2.1 Clock and reset

The clock and reset signals of the ATB funnel are:

clk	Clock.
resetn	Active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.
pclkendbg	Clock enable for the optional debug APB interface.

6.2.2 Functional interface

The ATB funnel has a configurable number of ATB slave interfaces and one ATB master interface. The widths of the ATB interfaces are configurable but they must be configured to be the same and to match the ATB data width.

6.2.3 ATB slave interface enable

The ATB slave interfaces can be independently enabled and disabled using the optional APB programming interface. The settings can be changed at any time.

If the APB programming interface is not implemented then all ATB slave interfaces are enabled.

6.2.4 Arbitration

The funnel implements two arbitration schemes, which can be used at the same time:

- Fixed priority.
- Round robin.

Priority values for each ATB slave interface are defined in a 3-bit field in the Priority Control register. Fixed priority arbitration is used between interfaces programmed with different priority values, with priority level 0 having the highest priority and priority level 7 having the lowest priority. Round robin arbitration is used between interfaces programmed with the same priority value.

At reset, all ports have a value of 0, and round robin arbitration is used between all interfaces.

A minimum hold time value can be set in the Funnel Control register, which affects both arbitration schemes. At reset, a minimum hold time of four transactions is selected.

The arbitration scheme prioritizes ATB interfaces as follows:

1. The interface that was previously selected, if it has valid trace available with the same ID as previously, and the minimum hold time has not been reached. The hold time is the number of successive times the same interface has been selected, ignoring cycles where no interfaces had valid trace.
2. Interfaces in the flush state. When a flush occurs the flush request is propagated to all slave interfaces, and those which have not yet completed the flush are given priority over those which have completed the flush.

3. Interfaces with a higher programmed priority level. This is the fixed priority arbitration scheme.
4. Interfaces which were not previously selected. This is the round robin arbitration scheme. When an interface has been selected, it is marked as having lower priority than other interfaces with the same programmed priority level. When an interface that has already been marked is selected again, for example because all of the interfaces at that priority level have been selected in turn, the marks are cleared for other interfaces at the same programmed priority level and the scheme starts again.
5. Interfaces with a lower port number.

Minimum hold time

If the funnel switches between interfaces, and therefore ATB IDs, this can frequently result in inefficiency:

- The formatter in the trace sink must add extra trace to indicate the change of ATB ID.
- An upsizer placed downstream of the funnel is less efficient, because trace with different IDs cannot be combined into a single cycle.

The minimum hold time setting reduces the frequency of switching between interfaces:

- If you reduce the minimum hold time then the overall bandwidth of the trace system might be reduced, because of more frequent switching.
- If you increase the minimum hold time then the FIFOs of individual trace sources might be insufficient, leading to greater overflow.

ARM recommends the default value of four transactions in most cases.

Example minimum hold time waveform

Figure 6-1 shows the effect of minimum hold time for a two ATB slave port funnel programmed as follows:

- Slave port priority arbitration, where slave port 0 has the higher priority, and slave port 1 has the lower priority.
- A minimum hold time of 4.




Figure 6-1 ATB funnel minimum hold time example

Table 6-1 shows the sequence of events in Figure 6-1 on page 6-4.

Table 6-1 Event sequence

Time	Event
t_0	<ul style="list-style-type: none"> Slave port 1 is currently selected. Higher priority slave port 0 has a pending transfer. Slave port 1 remains selected because the minimum hold time has not expired.
t_1	<ul style="list-style-type: none"> Slave port 1 remains selected because the minimum hold time has not expired.
t_2	<ul style="list-style-type: none"> Minimum hold time expires for slave port 1 and funnel switches to slave port 0.
t_3	<ul style="list-style-type: none"> Slave port 0 has no more data to transfer and the funnel switches back to slave port 1.

6.2.5 Cascaded funnel support

The funnel is a combinatorial block, and when a cascaded funnel configuration is implemented, a register slice that is a forward, reverse, or full register slice must be instantiated between the cascaded funnels to avoid combinatorial timing loops.

6.2.6 Topology detection

The funnel supports topology detection through a set of integration registers that enable reading or writing **atvalid** and **atready** of all the ATB interfaces. Integration mode is enabled by setting the Integration mode bit in the ITCTRL register.

Register ITATBCTR2 is the Integration Test ATB Control 2 register. A write to ITATBCTR2 outputs data on **atreadysn**, where n is defined by the status of the Ctrl_Reg. A read from ITATBCTR2 returns the data from **atreadym**.

Register ITATBCTR0 is the Integration Test ATB Control 0 register. A write to ITATBCTR0 sets the value of **atvalidm**. A read from ITATBCTR0 returns the value of **atvalidsn**, where n is defined by the status of the Ctrl_Reg.

It is illegal to have more than one ATB slave port enabled while in integration mode and performing topology detection. No hardware protection exists and enabling multiple ports is considered to be a programming error.

After performing integration or topology detection, you must reset the system to ensure the correct behavior of CoreSight SoC-400 and other connected system components that are affected by the integration or topology detection.

6.2.7 Non-programmable funnel

In the non-programmable configuration, the funnel does not have an APB interface. The funnel behavior is equivalent to the following register settings:

- Ctrl_Reg = 0x000003FF. All ATB slave interfaces are enabled, where present, and the hold time is four transfers.
- Priority_Ctrl_Reg = 0x00000000. All slave interfaces have the same priority and the round-robin scheme is used to select between them.
- ITCTRL = 0x00000000. Integration mode is not supported and the funnel is transparent for topology detection.

6.3 ATB upsizer

The ATB upsizer enables the ATB bus width to be increased, for example before a trace funnel with a wider ATB bus width.

6.3.1 Clocks and reset

The clock and reset signals of the ATB upsizer are:

clk	Clock.
resetn	Active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.

6.3.2 Functional interface

The ATB upsizer has a slave interface of narrow width and a master interface of wider width. The width of the master and slave interfaces is configurable.

6.3.3 Component functionality

The ATB upsizer attempts to make efficient use of the increased width of the master ATB interface, by combining multiple cycles of trace on the slave interface into a single cycle of trace on the master interface.

The upsizer implements an internal buffer which stores trace data on the slave interface to form the transfer to be output on the master interface. The FIFO contents are output on the master interface when:

- The next trace transfer on the slave interface has a different ATB ID to the trace in the buffer.
- The last trace to be written to the buffer did not use all the bytes of the trace bus, that is, some bits of **atbytes** were zero.
- The buffer is full.
- An ATB flush is received.

To ensure maximum efficiency of the upsizer, trace sources must aim to use the full width of the ATB bus wherever possible.

6.4 ATB downsizer

The ATB downsizer enables the ATB bus width to be decreased, for example before connecting to a trace sink with limited bandwidth.

6.4.1 Clocks and reset

The clock and reset signals of the ATB downsizer are:

clk	Clock.
resetn	Active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.

6.4.2 Functional interface

The ATB downsizer has one ATB slave interface and one ATB master interface of narrower width. The width of the master and slave interfaces is configurable.

6.4.3 Component functionality

The ATB downsizer splits transfers that are wider than the master interface into multiple transfers on the master interface.

6.5 ATB asynchronous bridge

The ATB asynchronous bridge permits data transfer between two asynchronous clock domains. The ATB asynchronous bridge is designed to exist across two power domains, and provides an LPI to bring the bridge into a safe state before removing power from one power domain.

6.5.1 Functional interfaces

The ATB asynchronous bridge has the following functional interfaces:

- ATB slave interface.
- ATB master interface.
- A non-configurable LPI.

6.5.2 Clocks and resets

The ATB asynchronous bridge uses the following clock and reset signals:

clks	Clock for the slave interface.
resetsn	Active-LOW reset for the slave interface. This is asynchronously asserted and must be synchronously deasserted.
clkens	Clock enable for the slave interface.
clkm	Clock for the master interface.
resetmn	Active-LOW reset for the master interface. This is asynchronously asserted and must be synchronously deasserted.
clkenm	Clock enable for the master interface.

6.5.3 Device operation

The ATB asynchronous bridge passes trace data between two clock domains by using a buffer. Each transfer takes a number of cycles to pass from the slave interface to the master interface, and this buffer is large enough to ensure that the bridge does not limit the throughput of trace data.

When a flush is received, the bridge ensures that the buffer is empty before the bridge signals that the flush is complete.

6.5.4 Low-power features

The ATB asynchronous bridge supports two power domains. Before a domain is powered down, the power controller must ensure that the bridge is in a safe state by using the low-power interface. Failure to do this might cause incorrect operation when the domain is powered up again. When a low power request is issued to the bridge by driving **csysreq** LOW, the bridge:

- Flushes components connected to its slave interface. This enables those components to also be powered down, provided that any other component-specific requirements are first met.
- Accepts and discards any subsequent trace that it receives on its ATB slave interface.
- Drains the bridge of trace data.
- Responds to subsequent flush requests received on its ATB master interface without forwarding the flush request to the slave interface.

- Brings the internal logic of the bridge to a safe state for one side to be powered down without the other.

The bridge never requests powerup using the LPI, and always drives **active** LOW.

6.6 ATB synchronous bridge

The ATB synchronous bridge implements the following features:

- Enables trace data transfer between two synchronous clock domains.
- Implements a non-configurable Low Power Interface to enable a power domain boundary to be implemented next to the bridge.
- Implements a configurable size trace buffer to smooth out bursts of trace.
- Can be used as a register slice for timing closure.

When the ATB synchronous bridge is used for timing closure, only the FULL bridge type configuration provides isolation of all paths between the master and slave port. ARM recommends that asynchronous bridges are used in preference to synchronous bridges, particularly in more complex designs. This reduces the risk of problems with timing closure which can only be identified late in the design flow

6.6.1 Clock and reset

The two synchronous clock domains must use the same clock input. Clock enable inputs are used to indicate the relative speeds of the two clock domains. The ATB synchronous bridge uses the following clock and reset signals:

clk	Clock.
resetn	Active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.
clkens	Clock enable for the slave port.
clkenm	Clock enable for the master port.

6.6.2 Functional interfaces

The ATB synchronous bridge consists of a slave ATB interface and a master ATB interface.

6.6.3 Operation

The ATB synchronous bridge can implement a trace buffer to supplement the buffers of the trace sources in your system. When only a small trace buffer is required, this can be a lower-area alternative to implementing an *Embedded Trace FIFO* (ETF), which is provided by the TMC product, licensed separately.

The bridge can be used as a register slice, by selecting the smallest buffer size and tying both clock enable inputs HIGH.

Special considerations apply when using the clock enable inputs to interface between synchronous clock domains. For more information, see the *ARM® CoreSight™ SoC-400 Integration Manual*.

6.6.4 Low-power control

The ATB synchronous bridge supports a power domain boundary on the slave interface, outside the bridge.

Before a domain is powered down, the power controller must ensure that the bridge is in a safe state by using the low-power interface. Failure to do this might cause incorrect operation when the domain is powered up again.

When a low power request is issued to the bridge by driving **csysreq** LOW, the bridge:

- Flushes components connected to its slave interface. This enables those components to also be powered down, provided that any other component-specific requirements are first met.
- Accepts and discards any subsequent trace that it receives on its ATB slave interface.
- Drains the bridge of trace data.
- Responds to subsequent flush requests received on its ATB master interface without forwarding the flush requests to the slave interface.

The bridge never requests powerup using the LPI, and always drives **cactive** LOW.

Chapter 7

Timestamp Components

This chapter describes the timestamp components. It contains the following sections:

- *About the timestamp components on page 7-2.*
- *Timestamp generator on page 7-4.*
- *Timestamp encoder on page 7-6.*
- *Narrow timestamp replicator on page 7-7.*
- *Narrow timestamp asynchronous bridge on page 7-8.*
- *Narrow timestamp synchronous bridge on page 7-10.*
- *Timestamp decoder on page 7-11.*
- *Timestamp interpolator on page 7-12.*

7.1 About the timestamp components

The timestamp components generate and distribute consistent time values to multiple destinations in a SoC.

The timestamp generator can be used to generate CoreSight timestamps or processor generic time. The Narrow Timestamp components can be used to distribute CoreSight timestamps around the SoC. Figure 7-1 shows an example timestamp system. Components used to distribute Wide timestamps for processor generic time are not delivered as part of CoreSight SoC-400.




Figure 7-1 Timestamp example system

The Narrow timestamp interconnect provides a mechanism for efficiently distributing CoreSight timestamp values across a potentially large system in a way that is cost-effective to implement. It has the following features:

- Time always counts forward.
- Time available as a natural binary number to software.
- Writeable and readable count value.
- Distributed synchronization of timestamp.
- Time value presented as a 64-bit binary count.

The interconnect ensures that any components that uses the distributed timestamp are synchronized to the distributed count value with minimal skew while the timestamp interconnect is clocked. When a portion of the timestamp interconnect is reset, it can resynchronize to the new timestamp value. The clock must not be stopped to any part of the timestamp interconnect without a reset when the clock restarts, because it does not otherwise resynchronize to the correct timestamp.

Only the timestamp generator is programmable. The other components have no programmers model and operate autonomously.

See [Chapter 2 *Functional Overview*](#) for more information about block diagrams and key features.

7.2 Timestamp generator

The timestamp generator generates the timestamp value that is distributed over the rest of the timestamp interconnect.

7.2.1 Clock and reset

clk	Clock.
resetn	Active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.

There is no **pclkendbg** input. The APB interface must be run at the full speed of **clk**.

7.2.2 Processor generic time

The CoreSight timestamp generator can be used in one of the following ways:

- To generate the time reported by ARM processors that implement the Generic Timer specification. Software expects that this time does not count backwards, and so it is important that only Secure software can change the timestamp value. The programmers model of the timestamp generator has been designed to enable Non-secure software to read the timestamp value while only permitting Secure software to change the timestamp value.
- To generate the time used to align traces and other debug information in the CoreSight system. The timestamp generator is controlled by debug software and connected to the debug APB interconnect. The read-only interface is not used.

Note

The timestamp distribution networks for processor time and CoreSight timestamping must be kept separate and must not be shared.

7.2.3 Control APB interface

The control APB interface is designed to be accessible only to Secure software. Through this interface, software can:

- Start and stop the timestamp incrementing. When enabled, the timestamp increments by one every clock cycle.
- Cause the timestamp counter to stop when debug state is entered. This requires the **hltddb** input to be driven by a CTI trigger output. To enable this feature, debug software must configure the CTI to signal to the timestamp generator when system-wide debug state has been entered.

Note

When Secure software enables this feature, it gives debug software very flexible control over when the timestamp counter is halted, which is not limited to debug halt events.

- Read the current timestamp value.

- Change the current timestamp value, for example to restore an earlier value when powering up the system. The timestamp counter must be halted while it is changed. When the timestamp value is changed, the timestamp generator issues a force synchronization event through the timestamp interconnect. The new value might take some time to propagate if the timestamp interconnect includes slow clock domains.
- Change the reported timestamp increment.

7.2.4 Read-only APB interface

The read-only APB interface is designed to be accessible to Non-secure software and debug software. Through this interface, software can read the current timestamp value.

7.2.5 hltdbg signal

The **hltdbg** signal is an event interface. When the timestamp generator is used to distribute the processor generic time, **hltdbg** must be connected to a CTI trigger output. For more information about the CTI, see [Chapter 8 Embedded Cross Trigger](#).

7.2.6 Counter overflow

The timestamp counter is 64 bits, which is large enough to make overflow unlikely in normal usage models. However, if the counter does overflow, then it wraps around to zero, and a force synchronization event is issued through the timestamp interconnect.

7.3 Timestamp encoder

The timestamp encoder converts a 64-bit binary timestamp into the narrow timestamp interface used inside the timestamp interconnect. It also resynchronizes the timestamp interconnect when the **tsforcesync** input signal is asserted.

In most systems, there is one timestamp encoder, connected directly to the timestamp generator.

7.3.1 Clock and reset

The clock and reset signals of the timestamp encoder are:

tsclk	Clock.
tsresetn	Active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.

7.4 Narrow timestamp replicator

The narrow timestamp replicator enables multiple components to receive a timestamp value encoded in the narrow timestamp interface.

7.4.1 Clock and reset

The clock and reset signals of the narrow timestamp replicator are:

clk	Clock.
resetn	Active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.

7.5 Narrow timestamp asynchronous bridge

The narrow timestamp asynchronous bridge transmits the narrow timestamp across an asynchronous clock domain boundary. It can be implemented across two power domains, and supports an LPI for this purpose.

7.5.1 Functional interfaces

The narrow timestamp asynchronous bridge has the following functional interfaces:

- Narrow timestamp slave interface.
- Narrow timestamp master interface.
- An LPI.

7.5.2 Clocks and resets

The narrow timestamp asynchronous bridge uses the following clock and reset signals:

clks	Clock for the slave interface.
resetsn	Reset for the slave interface. This is asynchronously asserted and must be synchronously deasserted.
clkm	Clock for the master interface.
resetmn	Reset for the master interface. This is asynchronously asserted and must be synchronously deasserted.

7.5.3 Operation

The bridge implements an internal buffer to pass timestamp messages between the two clock domains, so that the timestamp resolution is maintained.

When the master interface of the bridge is running at a slower clock speed to the slave interface, the bridge discards some timestamp packets. It ensures that the packets that remain convey the same time information, but incrementing in larger steps with lower resolution.

7.5.4 Low-power features

The narrow timestamp asynchronous bridge supports two power domains. Before a domain is powered down, the power controller must ensure that the bridge is in a safe state by using the low-power interface. Failure to do this might cause the rest of the timestamp interconnect to behave incorrectly, or corrupt timestamp values to be returned when the domain is powered up again.

When a low power request is issued to the bridge by driving **csysreq** LOW, the bridge:

- Drives **tssyncready** HIGH so that the clock can be stopped without affecting the rest of the system.
- Empties the internal buffer of timestamp messages. The clock of components connected to the master interface must still be running to enable these messages to be received.
- Brings the internal logic of the bridge to a safe state for one side to be powered down without the other.

When a power-up request is issued to the bridge by driving **csysreq** HIGH, the bridge:

- Resynchronizes to the current timestamp value.
- Sends a resynchronization event through the narrow timestamp master interface so that downstream components synchronize to the correct timestamp value.

The bridge never requests powerup using the LPI, and always drives **active** LOW.

7.5.5 Timestamp recovery from stopped clock

The system is designed to ensure a limit to the error in output timestamps compared to the input. If a slave:master clock ratio causes some values of timestamp to be lost in the bridge, the bridge ensures that the error is limited to the clock ratio rounded up to the next power of 2. For example, for a slave:master clock ratio of 10:1, the output timestamps are no more than 16 lower than the input timestamps.

In situations where the master clock is significantly slower than the slave, or if the master clock needs to be stopped for extended periods of time, such as a low power state, the bridge has a mechanism to force an automatic resynchronization if the error gets beyond a predetermined limit. This limit is set in the THRESHOLD configuration option.

See the *ARM® CoreSight™ SoC-400 Integration Manual* for a description of how to set the threshold.

7.6 Narrow timestamp synchronous bridge

The narrow timestamp synchronous bridge transmits the narrow timestamp across a synchronous clock domain boundary. It can be implemented across two power domains, and supports an LPI for this purpose. It can also be used as a register slice to aid timing closure.

7.6.1 Functional interfaces

The narrow timestamp synchronous bridge has the following functional interfaces:

- Narrow timestamp slave interface.
- Narrow timestamp master interface.
- An LPI.

7.6.2 Clocks and resets

The two synchronous clock domains must use the same clock input. Clock enable inputs are used to indicate the relative speeds of the two clock domains.

The narrow timestamp synchronous bridge uses the following clock and reset signals:

clk	Clock.
resetn	Active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.
clkenm	Clock enable for the master interface.
clkens	Clock enable for the slave interface.

7.6.3 Functionality

The bridge can be used as a register slice, by tying both clock enable inputs HIGH.

Special considerations apply when using the clock enable inputs to interface between synchronous clock domains. For more information, see the *ARM® CoreSight™ SoC-400 Integration Manual*.

7.6.4 Low-power features

The narrow timestamp asynchronous bridge supports power domain boundary on the slave interface, outside the bridge.

Before a domain is powered down, the power controller must ensure that the bridge is in a safe state by using the low-power interface. Failure to do this might cause the rest of the timestamp interconnect to behave incorrectly, or corrupt timestamp values to be returned when the domain is powered up again.

When a low power request is issued to the bridge by driving **csysreq** LOW, the bridge:

- Drives **tssyncreadys** HIGH, so that the clock can be stopped without affecting the rest of the system.
- Brings the internal logic of the bridge to a safe state for power-down.

When a power up request is issued to the bridge by driving **csysreq** HIGH, the bridge:

- Resynchronizes to the current timestamp value.
- Sends a resynchronization event through the narrow timestamp master interface so that downstream components synchronize to the correct timestamp value.

The bridge never requests powerup using the LPI, and always drives **cactive** LOW.

7.7 Timestamp decoder

The timestamp decoder converts a narrow timestamp interface into a 64-bit binary timestamp that can be used by other components in the system.

After reset, it outputs a value of zero until it has synchronized to the correct timestamp value.

7.7.1 Clock and reset

The clock and reset signals of the timestamp encoder are:

clk Clock.

resetn Active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.

7.8 Timestamp interpolator

The timestamp interpolator increases the resolution of a timestamp. It shifts the input timestamp left by a number of bits, which is configurable but is normally eight, and uses the extra low-order bits to provide a more accurate timestamp value. It does this by monitoring changes to the input timestamp value over time to predict how fast it counts.

7.8.1 Clock and reset

The clock and reset signals of the timestamp interpolator are:

clk	Clock.
resetn	Active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.

7.8.2 Functional interface

The timestamp interpolator adjusts to changes in the rate of the incoming timestamp. It ensures that the interpolated timestamp never counts backwards, and pauses incrementing the interpolated timestamp if it gets ahead of the input timestamp value.

7.8.3 Limitations

The timestamp interpolator must not be used in the timestamp network used to distributed processor time.

There must be only one timestamp interpolator between the timestamp generator and a component that receives the timestamp.

Chapter 8

Embedded Cross Trigger

This chapter describes the cross-triggering components. It contains the following sections:

- [*Cross-triggering components on page 8-2.*](#)
- [*CTI on page 8-3.*](#)
- [*CTM on page 8-5.*](#)
- [*Event asynchronous bridge on page 8-6.*](#)
- [*Register slice on page 8-7.*](#)

8.1 Cross-triggering components

The cross-triggering components enable CoreSight components to broadcast events between each other.

Events are distributed as follows:

- Each event type is connected to a trigger input on a CTI.
- Each CTI can be programmed to connect each trigger input to each of 4 channels. If programmed to do so, when an input event occurs, it causes an event on the corresponding channel.
- CTIs are connected to each other using one or more CTMs, through channel interfaces. When an event occurs on a channel, it is broadcast on that channel to all other CTIs in the system.
- Each CTI can be programmed to connect each channel to each of a number of trigger outputs. If programmed to do so, when a channel event occurs, it causes an event on the trigger output.
- Each CTI trigger output can be connected to a CoreSight component event input.

Cross triggering can take place between trigger inputs and outputs on a single CTI, or between multiple CTIs. CTIs can be programmed not to broadcast events for selected channels, so that certain events can only trigger output events on the same CTI. Only the CTIs are programmable.

8.1.1 Event signaling protocol

The cross-triggering system does not attempt to interpret the events that are signaled through it. Events are broadcast as a level. When an event passes across a clock domain boundary, handshaking occurs to ensure that the event lasts for at least one clock cycle in the destination clock domain.

It is not usually meaningful to count the number of cycles that an event is active for. When an event is signaled between clock domains, it might be active for a different number of cycles in the new domain. For example, an event which is active for one cycle in one clock domain might be active for several cycles if connected to a slower clock domain. Therefore for most event types, components use the rising edge of a trigger output signal to indicate an event.

In usage models that count events passed through the cross-triggering system, events that occur close together might be merged into a single event with a single rising edge when passed to another clock domain. This might occur even when passing from a slower clock domain to a faster clock domain, because of the delay associated with synchronizing between two clock domains.

8.2 CTI

This section has the following subsections:

- [Clocks and resets.](#)
- [Functional interface.](#)
- [Disabling a CTI.](#)
- [Authentication on page 8-4.](#)

8.2.1 Clocks and resets

The clock and reset signals of the CTI are:

cticlk	CTI clock.
ctiresetn	Active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.
cticlken	CTI clock enable.
pclkdbg	APB interface clock.
pclkendbg	APB clock enable.
presetdbg	APB interface active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.

The CTI includes an asynchronous bridge between the **cticlk** and **pclkdbg** domains, which can be disabled. It also includes configurable synchronizers to enable trigger inputs, trigger outputs, and the channel interface to connect to components in different clock domains. For more information on configuring these features, see the *ARM® CoreSight™ SoC-400 Integration Manual*.

8.2.2 Functional interface

The CTI has the following functional interfaces:

- Eight trigger inputs, enabling events to be signaled to the CTI.
- Eight trigger outputs, enabling the CTI to signal events to other components.
- Channel interface, for connecting CTIs together using one or more CTMs.
- APB interface, for accessing the registers of the CTI.
- Authentication interface, for controlling access to certain debug events.

The CTI includes configuration tie-off inputs that enable a number of trigger input and output types to be connected. For more information on configuring the trigger inputs and outputs, see the *ARM® CoreSight™ SoC-400 Integration Manual*.

8.2.3 Disabling a CTI

ARM recommends that the CTI that is connected to a processor is disabled before the processor clock is stopped. This minimizes the likelihood of unexpected events entering the cross-triggering system or affecting the processor when its clock is restarted.

To disable the CTI, do the following:

1. Clear the event-to-channel mapping in the CTIINEN registers.
2. Clear the channel-to-event mapping in the CTIOUTEN registers.

8.2.4 Authentication

The CTI can control access to individual debug events:

- Trigger outputs can be masked when **dbgen** is LOW, to avoid debug tools changing the behavior of the system. They are masked by **dbgen** if the corresponding bit of **todbgensel** is LOW. Trigger outputs ignore **dbgen** when the corresponding bit of **todbgensel** is HIGH.
- Trigger inputs can be masked when **niden** is LOW, to avoid debug tools being able to observe the state of the system. They are masked by **niden** if the corresponding bit of **tinidensel** is LOW. Trigger inputs ignore **niden** when the corresponding bit of **tinidensel** is HIGH.

Most bits of **tinidensel** and **todbgensel** can be tied HIGH, because the components with event interfaces have authentication interfaces and mask the events locally when necessary. This includes connections to other CoreSight components. **todbgensel** must be tied LOW for trigger outputs that request an interrupt using a direct connection to the processor interrupt request pin, because the processor cannot tell that the interrupt request comes from a debug component.

Most ARM processors either integrate the CTI or ship with a *Processor Integration Layer* (PIL) that shows how these signals must be connected. For more information, see the documentation for the relevant ARM processor.

When trigger inputs or outputs are masked by this mechanism, they cannot be observed or influenced from the programmer model, including using the integration registers.

8.3 CTM

This section has the following subsections:

- [Clocks and resets](#).
- [Functional interface](#).

8.3.1 Clocks and resets

The clock and reset signals of the CTM are:

ctmclk	Clock.
ctmresetn	Active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.
ctmclken	Clock enable.

ARM recommends that the CTM clock runs at the rate of the fastest CTI that it is connected to, to minimize the event signaling issues described in [Event signaling protocol on page 8-2](#).

The CTM includes configurable synchronizers to enable each channel interface to connect to a CTI or CTM in a different clock domain. For more information on configuring these features, see the *ARM® CoreSight™ SoC-400 Integration Manual*.

8.3.2 Functional interface

The CTM has four channel interfaces.

If you have to connect more than four CTIs in your system, you can connect a CTM channel interface to a channel interface of another CTM.

If you do not require all of the channel interfaces of a CTM, the unused channel interfaces must be tied off as follows:

- All the bits of **ctmchin** must be tied LOW.
- All the bits of **ctmchoutack** must be tied HIGH.

8.4 Event asynchronous bridge

The event asynchronous bridge enables an event signal to cross a clock domain boundary. In most cases, the synchronizing logic in the CTI can be used instead, but the event asynchronous bridge can be useful when the clock domain boundary does not align with the position of the CTI, or if connecting a trigger input or output to a component in a different clock domain that does not implement an acknowledge signal for that event.

There is no event synchronous bridge. You can use the event asynchronous bridge instead.

This section has the following subsections:

- [Clocks and resets.](#)
- [Connecting eventack signals.](#)

8.4.1 Clocks and resets

The clock and reset signals of the event asynchronous bridge are:

clks	Slave interface clock.
resetsn	Slave interface active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.
clkens	Slave interface clock enable.
clkm	Master interface clock.
resetmn	Master interface active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.
clkenm	Master interface clock enable.

8.4.2 Connecting eventack signals

If the slave interface connects to an event without an acknowledge signal, the **eventacks** output can be left unconnected.

If the master interface connects to an event without an acknowledge signal, the **eventackm** input must be tied HIGH.

For more information on how to connect the event asynchronous bridge to components, see the *ARM® CoreSight™ SoC-400 Integration Manual*.

8.5 Register slice

There is no register slice component to assist in meeting timing on long paths to trigger inputs or outputs, or channel interfaces. You can place additional registers on these paths to improve synthesis timing, if required

8.6 Channel asynchronous bridge

The channel asynchronous bridge instantiates four copies of the event asynchronous bridge. See [Channel asynchronous bridge on page 2-25](#) for more information.

8.7 Cross Trigger to System Trace Macrocell

This component is combinatorial and therefore has no clocks or resets. See [Cross Trigger to System Trace Macrocell on page 2-26](#) for more information.

Chapter 9

Trace Port Interface Unit

This chapter describes the TPIU. It contains the following sections:

- *About the Trace Port Interface Unit* on page 9-2.
- *Clocks and resets* on page 9-3.
- *Functional interfaces* on page 9-4.
- *Trace out port* on page 9-5.
- *Trace port triggers* on page 9-7.
- *Programming the TPIU for trace capture* on page 9-8.
- *Example configuration scenarios* on page 9-9.
- *TPIU pattern generator* on page 9-12.

9.1 About the Trace Port Interface Unit

The TPIU drives the external pins of a trace port, so that trace can be captured by an external *Trace Port Analyzer* (TPA). It does the following:

- Coordinates stopping trace capture when a trigger is received. For more information, see [Programming the TPIU for trace capture on page 9-8](#) and [Example configuration scenarios on page 9-9](#).
- Inserts source ID information into the trace stream so that trace data can be re-associated with its trace source. The operation of the trace formatter is described in the *ARM® CoreSight™ Architecture Specification*.
- Outputs the trace data over trace port pins. For more information, see [Trace out port on page 9-5](#) and [Trace port triggers on page 9-7](#).
- Outputs patterns over the trace port so that a TPA can tune its capture logic to the trace port, maximizing the speed at which trace can be captured. For more information, see [TPIU pattern generator on page 9-12](#).

9.2 Clocks and resets

The clock and reset signals of the TPIU are:

atclk	ATB interface clock. This is the main clock for the TPIU.
atclken	ATB interface clock enable.
atresetn	ATB interface active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.
plkdbg	APB interface clock.
plkendbg	APB interface clock enable.
presetdbgn	APB interface active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.
traceclk	Trace out port source clock.
tresetn	Trace out port active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.

The TPIU includes an asynchronous bridge between the **traceclk** clock domain and the rest of the design.

The TPIU requires the **atclk** and **plkdbg** clocks to be synchronous, that is, clock tree balanced, with respect to each other. **plkdbg** must be equivalent to, or an integer division of, **atclk**. If the **plkendbg** and **atclken** clock enable inputs are used to change the effective update rate of the flip-flops in the TPIU then for each enabled **plkdbg** edge, that is when **plkendbg** = 1, there must be a corresponding enabled **atclk** edge.

An external asynchronous bridge can be used to bridge to an asynchronous domain if required.

9.3 Functional interfaces

The functional interfaces of the TPIU are:

- ATB slave interface, for receiving trace data.
- APB slave interface, for accessing the TPIU registers.
- Trace out port, for connecting to the external trace port pins.
- **trigin** and **flushin** event interfaces. These implement synchronizers so that they can be connected to a CTI in a different clock domain.

The TPIU also supports the **extctlin[7:0]** and **extctlout[7:0]** signals. These are designed to enable debug tools to multiplex the pins used by the trace out port with other functions.

9.4 Trace out port

This section contains the following sub sections:

- [Signals of the trace out port.](#)
- [traceclk alignment.](#)
- [tracectl removal.](#)
- [tracectl encoding on page 9-6.](#)
- [Off-chip based traceclk on page 9-6.](#)

9.4.1 Signals of the trace out port

[Table 9-1](#) shows signals of the trace out port.

Table 9-1 Trace out port signals

Name	Type	Description
traceclk	Output	Output clock, used by the TPA to sample the other pins of the trace out port. This runs at half the speed of traceclk_in , and data is valid on both edges of this clock.
tracedata[31:0]	Output	Output data. A system might not connect all the bits of this signal to the trace port pins, depending on the number of pins available and the bandwidth required to output trace.
tracectl	Output	Signal to support legacy TPAs which cannot support formatter operation in continuous mode. Connection of this signal to a pin is optional.

[Table 9-2](#) shows configuration tie-off signals of the TPIU.

Table 9-2 Configuration tie-off signals

Name	Type	Description
tpctl	Input	Indicates whether the tracectl pin is connected. If tracectl is not connected then this input must be tied LOW. This input affects bit 2 of the Formatter and Flush Status Register on page 3-114 .
tpmaxdatasize[4:0]	Input	Indicates how many pins of tracedata[31:0] are connected. The connected pins are tracedata[tpmaxdatasize:0] . For example, if tpmaxdatasize[4:0] has the value 0x0F, then only tracedata[15:0] is connected to the trace port. If tracectl is implemented then at least tracedata[1:0] must be connected, that is, the minimum value of tpmaxdatasize[4:0] is 0x01. This input affects the Supported Port Size register on page 3-100 .

9.4.2 traceclk alignment

The TPIU does not offset the edges of **traceclk** from the edges of the trace data signals **tracedata** and **tracectl**. For compatibility with the maximum number of TPAs, ARM recommends you delay **traceclk** so its edges are in the middle of the stable phases of the data signals.

ARM recommends that, to support the widest range of targets at the maximum speed, TPAs support systems with a variety of alignments of **traceclk** relative to the data signals, including systems where edges of **traceclk** occur at the same time as transitions of the data signals.

9.4.3 tracectl removal

The TPIU supports two modes:

- **traceclk + tracedata + tracectl**, with a minimum **tracedata** width of 2.
- **traceclk + tracedata**, with a minimum data width of 1.

The chosen mode depends on the connected trace port analyzer or capture device. Legacy capture devices use the control pin to indicate when there is valid data to capture. Newer capture devices can use more pins for data and do not require a reserved **tracectl** pin.

If support for legacy TPAs is not required, it is not necessary to implement the **tracectl** pin. This design choice must be reflected by the value of **tpctl**.

9.4.4 tracectl encoding

When **tracectl** is implemented and bypass or normal mode is selected in the Formatter and Flush Control Register, the encodings of **tracectl** and **tracedata[1:0]** are designed to be backwards compatible with systems designed without CoreSight, where a trace port is driven by a single ETM.

The encodings indicate to the TPA:

- Whether the trigger has occurred. This can be used by the TPA to stop trace capture, when the TPA is responsible for stopping trace capture
- Whether to capture data from the trace port in this cycle.

9.4.5 Off-chip based traceclk

CoreSight-aware TPAs can optionally directly control a clock source for the trace out port. By running through a known sequence of patterns, from the pattern generator within the TPIU, a TPA can automatically establish the port width and ramp up the clock speed until the patterns degrade, thereby establishing a maximum data rate. Figure 9-1 shows how to generate an off-chip **traceclk**.




Figure 9-1 Externally derived traceclk

The off-chip clock can operate in a similar way to the currently exported **traceclk**. For example, an externally derived clock source can be double clocked to enable the exported data to change at both edges of the clock.

9.5 Trace port triggers

The TPIU trace port is designed to be backwards compatible with non-CoreSight systems where the trace port is driven directly by a single ETM. Compatibility is achieved when **tracectl** is implemented and bypass or normal mode is selected in the *Formatter and Flush Control Register* on page 3-115.

The trigger is an indication to the TPA to stop trace capture. In CoreSight systems, the TPIU receives trigger events from trace sources through the cross-triggering system, and sends a trigger event over the trace out port to the TPA when it is ready for trace capture to stop.

The TPIU might signal a trigger as a result. This can be:

- Directly from an event such as a pin toggle from the CTI.
- A delayed event such as a pin toggle that has been delayed coming through the Trigger Counter Register.
- The completion of a flush.

Table 9-3 extends the ETMv3 specification on how a trigger is represented.

Table 9-3 CoreSight representation of triggers

tracectl	tracedata		Trigger	Capture	Description
	[1]	[0]	Yes/No	Yes/No	
0	x	x	No	Yes	Normal trace data
1	0	0	Yes	Yes	Trigger packet ^a
1	1	0	Yes	No	Trigger
1	x	1	No	No	Trace disable

a. The trigger packet encoding is required for the current ETMv3 protocol that uses a special encoding for triggers that always occur on the lower bits of **tracedata**.

9.5.1 Correlation with afvalid

When the TPIU receives a trigger signal, depending on the Formatter and Flush Control Register, it can request a flush of all trace components through the ATB slave interface. This causes all information around the trigger event to be flushed from the system before normal trace information is resumed. This ensures that all information related to the trigger is output before the TPA, or other capture device, is stopped.

With FOnTrig set to 1, it is possible to indicate the trigger on completion of the flush routine. This ensures that if the TPA stops the capture on a trigger, the TPA gets all historical data relating to the trigger. See *Formatter and Flush Control Register* on page 3-115.

9.6 Programming the TPIU for trace capture

You must consider the following when programming the TPIU registers for trace capture:

- TPAs that are only capable of operation with **tracectl** must only use the formatter in either bypass or normal mode, not in continuous mode.
- ARM recommends that following a trigger event within a multi-trace source configuration, a flush is performed to ensure that all historical information related to the trigger is output.
- If Flush on Trigger Event and Stop on Trigger Event options are chosen then any data after the trigger is not captured by the TPA. When the TPIU is instructed to stop, it discards any subsequent trace data, including data returned by the flush. Select Stop on Flush completion instead.
- Although multiple flushes can be scheduled using Flush on Trigger Event, Flush on **flushin**, and manual flush, when one of these requests are made, it masks additional requests of the same type. This means repeated writing to the manual flush bit does not schedule multiple manual requests unless each is permitted to complete first.
- Unless multiple triggers are required, it is not advisable to set both Trigger on Trigger Event and Trigger on Flush Completion, if Flush on Trigger Event is also enabled. In addition, if Trigger on **trigin** is enabled with this configuration, it can also cause multiple trigger markers from one trigger request.

9.7 Example configuration scenarios

This section describes a number of configuration scenarios:

- [Capturing trace after an event and stopping.](#)
- [Only indicating triggers and continuing to flush on page 9-10.](#)
- [Multiple trigger indications on page 9-10.](#)
- [Independent triggering and flushing on page 9-10.](#)

9.7.1 Capturing trace after an event and stopping

Two things must happen before trace capture can be stopped:

- A suitable length of time has to elapse to encompass knock-on effects within trace data.
- All historical information relating to these previous events must have been emitted.

Figure 9-2 shows a possible time-line of events where an event of interest, referred to as a trigger event, causes some trace that must be captured and thereafter the trace capture device can be stopped.

When one trace source is used, there is no requirement to flush the system. Instead, the length of the trigger counter delay can be increased to enable more trace to be generated, thereby pushing out historical information.

The trigger event at time t_1 is signaled to the TPIU through the cross-triggering system. The trace source which generated the trigger event might also embed some trigger information in its trace stream at this point.

The TPA only registers a trigger at time t_3 , when it is safe to stop trace capture. The TPIU embeds a trigger in the formatted trace stream at this time, and signals a trigger on **tracectl** if it is in bypass or normal mode.




Figure 9-2 Capturing trace after an event and stopping

In Figure 9-2, the action that causes trace capture to be stopped at time t_3 can be one of the following:

- The TPA can watch for a trigger to be indicated through **tracectl** and stop.
- The TPA can watch for a trigger to be indicated in the **tracedata** stream, using continuous mode without the requirement for **tracectl**.
- The TPIU can automatically stop trace after it has signaled the trigger to the TPA.

9.7.2 Only indicating triggers and continuing to flush

It is possible to indicate a trigger at the soonest possible moment and cause a flush while at the same time still permitting externally requested flushes. This enables trace around a key event to be captured and all historical information to be stored within a period immediately following the trigger. Use a secondary event to cause regular trace flushes.

9.7.3 Multiple trigger indications

Sending a trigger to external tools can have additional consequences apart from stopping trace capture. For example, in cases where the events immediately before the trigger might be important but only a small buffer is available, uploads to a host computer for decompression can occur, therefore reducing the amount stored in the TPA. This is also useful where the trigger originated from a device that is not directly associated with a trace source, and is a marker for a repeating interesting event. [Figure 9-3](#) shows multiple trigger indications from flushes.




Figure 9-3 Multiple trigger indications from flushes

9.7.4 Independent triggering and flushing

The TPIU has separate inputs for flushes and triggers and, although one can be configured to generate the other, there might be a requirement to keep them separate. To enable a consistent flow of new information through the Trace Out port, there might be a regular flush scheduled, generated from a timing block connected to a CTI. These regular events must not be marked in the trace stream as triggers. Special events coming through the CTI that require a marker must be passed through the **trigin** pin and can either be immediately indicated or, as [Figure 9-4 on page 9-11](#) shows, can be delayed through other flushes and then indicated to the TPA.




Figure 9-4 Independent triggering during repeated flushes

9.8 TPIU pattern generator

A simple set of defined bit sequences or patterns can be output over the trace port and be detected by the TPA or other associated trace capture device. Analysis of the output can indicate whether it was possible to increase or, for reliability, to decrease the trace port clock speed. The patterns can also be used to determine the timing characteristics and so alter any delay components on the data channels in a TPA, to ensure reliable data capture.

9.8.1 Pattern generator modes of operation

There are a number of supported patterns to enable a number of metrics to be determined, for example, timing between pins, data edge timing, voltage fluctuations, ground bounce, and cross talk. When examining the trace port, you can choose from the following pattern modes:

Timed	Each pattern runs for a programmable number of traceclk cycles after which the pattern generator unit reverts back to an off state where normal trace is output, assuming trace output is enabled. The first thing the trace port outputs after returning to normal trace is a synchronization packet. This is useful with special trace port analyzers and capture devices that are aware of the pattern generator. The TPIU can be set to a standard configuration that the capture device expects. The preset test pattern can then be run, after which the TPA is calibrated ready for normal operation. The TPIU switches to normal operation automatically, without the requirement to reprogram the TPIU.
Continuous	The selected pattern runs continuously until manually disabled. This is primarily intended for manual refinement of electrical characteristics and timing.
Off	When neither of the other two modes is selected, the device reverts to outputting any trace data. After timed operation finishes, the pattern generator reverts back to the off mode.

9.8.2 Supported options

Patterns operate over all the **tracedata** pins for a given port width setting. Test patterns are aware of port sizes and always align to **tracedata[0]**. Walking bit patterns wrap at the highest data pin for the selected port width even if the device has a larger port width available. Also, the alternating patterns do not affect disabled data pins on smaller trace port sizes.

Walking 1s

All output pins clear with a single bit set at a time, tracking across every **tracedata** output pin. This can be used to watch for data edge timing, or synchronization, high voltage level of logic 1, and cross talk against adjacent wires. Walking 1s can also be used as a simple way to test for broken or faulty cables and data signals.

Walking 0s

All output pins are set with a single bit cleared at a time, tracking across every **tracedata** output pin. In a similar way to the walking 1s, walking 0s can be used to watch for data edge timing, or synchronization, low voltage level of logic 0, cross talk, and ground lift.

Alternating AA/55 pattern

Alternate **tracedata** pins are set with the others clear. This alternates every cycle with the sequence starting with **tracedata[1]** set to AA pattern = 0b1010_1010, followed by **tracedata[0]** set to 55 pattern = 0b0101_0101. The pattern repeats over the entire selected bus width. This pattern can be used to check voltage levels, cross talk, and data edge timing.

Alternating FF/00 pattern

On each clock cycle, the **tracedata** pins are either all set FF pattern or all cleared 00 pattern. This sequence of alternating the entire set of data pins is a good way to check the power supply stability to the TPIU and the final pads, because of the stresses the drivers are under.

Combinations of patterns

Each selected pattern is repeated for a defined number of cycles before moving on to the next pattern. After all of the patterns are performed, the unit switches to normal tracing data mode. If some combination is chosen and the continuous mode is selected, each pattern runs for the number of cycles indicated in the repeat counter register before looping around enabled parameters.

Chapter 10

Embedded Trace Buffer

This chapter describes the ETB for CoreSight. It contains the following sections:

- *About the ETB* on page 10-2.
- *Clocks and resets* on page 10-3.
- *Functional Interfaces* on page 10-4.
- *ETB trace capture and formatting* on page 10-5.
- *ETB RAM support* on page 10-11.

10.1 About the ETB

The ETB captures trace from an ATB slave interface and stores it in an on-chip RAM for later inspection by debug tools. It does the following:

- Captures trace, using the RAM as a circular buffer.
- Coordinates stopping trace capture when a trigger is received, so that trace prior to the trigger can be retrieved.
- Enables the captured trace to be read using the APB slave interface.

10.2 Clocks and resets

The clock and reset signals of the ETB are:

atclk	ATB interface clock. This is the main clock for the ETB, and is used to drive the RAM.
atclken	ATB interface clock enable.
atresetn	ATB interface active LOW reset. This is asynchronously asserted and must be synchronously deasserted.
plkdbg	APB interface clock.
plkendbg	APB interface clock enable
presetdbgn	APB interface active LOW reset. This is asynchronously asserted and must be synchronously deasserted.

The ETB requires the **atclk** and **plkdbg** clocks to be synchronous, that is, clock tree balanced, with respect to each other. **plkdbg** must be equivalent to, or an integer division of, **atclk**. If the **plkendbg** and **atclken** clock enable inputs are used to change the effective update rate of the flip-flops in the ETB then for each enabled **plkdbg** edge, that is when **plkendbg** = 1, there must be a corresponding enabled **atclk** edge.

An external asynchronous bridge can be used to bridge to an asynchronous domain if required.

10.3 Functional Interfaces

The functional interfaces of the ETB are:

- ATB slave interface, for receiving trace data.
- APB slave interface, for accessing the ETB registers.
- **trigin**, **flushin**, **acqcomp** and **full** event interfaces. These implement synchronizers so that they can be connected to a CTI in a different clock domain.
- MBIST interface for testing the RAM.

10.3.1 Cross-triggering events

The ETB implements the following cross-triggering event interfaces, which must be connected to a CTI. Each interface includes a return acknowledgement signal which must also be connected.

Table 10-1 shows the cross-triggering event interfaces.

Table 10-1 Cross-triggering events

Name	Direction	Purpose
trigin	Input	Indicates to the ETB when a trigger has occurred, so that it can start the trace stop sequence.
flushin	Input	External request to flush the trace system. An event on this input can cause the ETB to issue a flush request through its ATB slave interface.
acqcomp	Output	Indicates that trace acquisition is complete, and the trigger counter is at 0. This usually means that trace is ready to be read by debug tools.
full	Output	Indicates that the ETB RAM has overflowed and wrapped around to write at address 0.

10.3.2 Memory BIST interface

Table 10-2 shows the Memory BIST interface ports.

Table 10-2 ETB Memory BIST interface ports

Name	Type	Description
mbistaddr [CSETB_ADDR_WIDTH-1:0]	Input	Address bus for the external BIST controller, active when mteston is HIGH. CSETB_ADDR_WIDTH defines the address bus width used, and therefore the RAM depth supported.
mbistce	Input	Active-HIGH chip select for external BIST controller, active when mteston is HIGH.
mbistdin [31:0]	Input	Write data bus for external BIST controller, active when mteston is HIGH.
mbistdout [31:0]	Output	Read data bus for external BIST controller, active when mteston is HIGH.
mbistwe	Input	Active-HIGH write enable for external BIST controller, active when mteston is HIGH.
mteston	Input	Enable signal for the external BIST controller.

10.4 ETB trace capture and formatting

The formatter inserts the source ID signal **atids[6:0]** into a special format data packet stream to enable trace data to be reassociated with a trace source after data is read back out of the ETB. The formatter protocol is described in the *ARM® CoreSight™ Architecture Specification*.

10.4.1 Modes of operation

The formatter supports the following distinct modes of operation as specified by bits[1:0] in the FFCR, described in *ETB Formatter and Flush Control Register on page 3-78*:

Bypass In this mode, no formatting information is inserted into the trace stream and a raw reproduction of the incoming trace stream is stored.

When trace is stopped, an additional byte of value 0x01 is written, followed by bytes of 0x00 to align the trace to a 32-bit boundary. This can be used by a trace decompressor to find the last byte of trace.

———— **Note** ————

- This mode assumes that the source ID does not change.
- To select this mode, set FFCR.EnFTC to 0 and FFCR.EnFCont to 0.

Normal Formatting information is added to indicate the change of source ID together with the associated wrapping additions, as described in *ARM® CoreSight™ Architecture Specification*. When tracing is stopped, the formatter frame is filled with bytes of trace with ID 0x00 if necessary to complete the frame.

To select this mode, set FFCR.EnFTC to 1 and FFCR.EnFCont to 0.

Continuous Continuous mode in the ETB corresponds to normal mode with the embedding of triggers. Most usage models use this mode, and modern debug tools do not normally require the other modes. Unlike continuous mode in the TPIU, no formatter synchronization packets are added because the formatted trace frames are always aligned to the RAM address.

To select this mode, set FFCR.EnFTC to 1 and FFCR.EnFCont to 1.

10.4.2 Stopping trace

Trace capture stops when any of the following occur:

- The TraceCaptEn bit of the Control Register is cleared.
- A trigger event occurs and the Trigger Counter Register reaches zero.
- A flush completes and the StopFl bit of the Formatter and Flush Control Register is set.

When trace capture stops, the FtStopped bit of the Formatter and Flush Status Register is set.

Figure 10-1 on page 10-6 shows the conditions for stopping trace capture. This figure refers to bits from the *ETB Control register on page 3-76* and the *ETB Formatter and Flush Control Register on page 3-78*.




Figure 10-1 Conditions for stopping trace capture

StopTrig and StopFl in the FFCR can be enabled at the same time. For example, if FOnTrig in the FFCR is set to perform a flush on a trigger event, but StopTrig is HIGH, none of the flushed data is stored, because StopTrig is HIGH. If the situation requires that all the flushed data is captured, then StopTrig is LOW and StopFl is HIGH.

After trace capture stops, the ETB discards any additional trace it receives on the ATB slave interface prevent an ATB bus from stalling. This is important when a replicator is present, but the received data is ignored.

10.4.3 Flush assertion

All three flush-generating conditions can be enabled together:

- Flush from **flushin**.
- Flush from trigger.
- Manually activated flush.

If more flush events are generated while a flush is in progress, the current flush is serviced before the next flush is started. Only one request for each source of flush can be pended. If a subsequent flush request signal is deasserted while the flush is still being serviced or pended, a second flush is not generated.

Figure 10-2 shows generation of flush on **flushin**.




Figure 10-2 Generation of flush on **flushin**

Figure 10-3 on page 10-8 shows generation of flush from a trigger event.




Figure 10-3 Generation of flush from a trigger event

Figure 10-4 on page 10-9 shows generation of a flush on manual.




Figure 10-4 Generation of a flush on manual

10.4.4 Triggers

A trigger event is defined as when:

- The trigger counter reaches 0.
- The trigger counter is 0 and **trigin** is HIGH.

All trigger indication conditions, TrigEvt, TrigFl, and TrigIn, in the FFCR can be enabled simultaneously. This results in multiple triggers appearing in the trace stream.

The trigger counter register controls how many words are written into the trace RAM after a trigger event. After the formatter is flushed in normal or continuous mode, a complete empty frame is generated. This is a data overhead of seven extra words in the worst case. The trigger counter defines the number of 32-bit words remaining to be stored in the ETB trace RAM. If the formatter is in bypass mode, a maximum of two additional words are stored for the trace capture post-amble. See [Modes of operation on page 10-5](#).

[Figure 10-5 on page 10-10](#) shows a flowchart defining the conditions for indicating a trigger in the formatted data. This flowchart only applies for the condition when continuous formatting is enabled (EnFCont set) in the Formatter and Flush Control Register.




Figure 10-5 Generation of a trigger request with continuous formatting enabled

10.5 ETB RAM support

The following sections describe the ETB RAM support:

- [Access sizes](#).
- [BIST interface](#).
- [RAM instantiation](#).

10.5.1 Access sizes

All reads and writes to the RAM are 32 bits. The ETB does not require byte write support.

10.5.2 BIST interface

The RAM BIST interface connects through the trace RAM interface block to provide test access to the trace RAM. **mteston** enables the memory BIST interface and disables all other accesses to and from the RAM.

10.5.3 RAM instantiation

For information about integrating the ETB RAM, see the *ARM® CoreSight™ SoC-400 Implementation Guide*.

Chapter 11

Granular Power Requester

This chapter describes the granular power requester. It contains the following section:

- [Granular Power Requester interfaces on page 11-2.](#)

11.1 Granular Power Requester interfaces

This section contains the following sub-sections:

- [Clock and reset](#).
- [Functional interfaces](#).
- [Device unlocking](#).

11.1.1 Clock and reset

This component has a single clock domain, **clk**, that the debug APB clock drives, and a single asynchronous active-LOW reset input, **resetsn**.

11.1.2 Functional interfaces

This component has an APB3-compliant slave interface and **CPWRUP** master interfaces.

CPWRUP interface

The **CPWRUP** interface is an asynchronous request and acknowledge interface that enables a requester to communicate with a power controller through a 4-phase handshake mechanism.

Memory-mapped registers in the **cxgpr** control the **CPWRUP** interface ports. The **cxgpr** has hardware logic that enforces the appropriate protocol for the 4-phase handshake.

cxgpr programming interface

The **cxgpr** has 4KB memory map footprint and contains CoreSight management registers. See [Additional reading on page ix](#). The **DEVTYPE** Register of **cxgpr** returns 0x34 on a read operation to indicate that it is a power requester block. This value is derived from the register fields:

- MAJOR = 0x4, meaning Debug Control.
- SUB = 0x3, meaning Debug Power Requestor.

The APB interface supports zero-wait-state write operations and single-wait-state read operations on the APB.

11.1.3 Device unlocking

On reset, the device is locked. The device is unlocked when you write 32'hC5ACCE55 to the LAR. Write operations to other registers in the device are permitted only when the device is unlocked. Read operations are permitted regardless of the device lock status. When **paddr31** is driven HIGH and the debugger initiates an operation:

- Write operations to the LAR are ignored.
- Read operations to the LAR return 0, indicating that no lock mechanism is present.

Appendix A

Signal Descriptions

This appendix describes the CoreSight SoC-400 port and interface signals. It contains the following sections:

- *Debug Access Port signals* on page A-2.
- *APB component signals* on page A-14.
- *ATB interconnect signals* on page A-18.
- *Timestamp component signals* on page A-25.
- *Trigger component signals* on page A-32.
- *Trace sink signals* on page A-35.
- *Authentication and event bridges* on page A-38.
- *Granular power requester signals* on page A-40.

A.1 Debug Access Port signals

The section describes the DAP signals. It contains the following subsections:

- *Serial wire or JTAG Debug Port signals* on page A-3.
- *DAPBUS interconnect signals* on page A-5.
- *DAPBUS asynchronous bridge signals* on page A-5.
- *DAPBUS synchronous bridge signals* on page A-7.
- *JTAG - Access Port signals* on page A-9.
- *AXI - Access Port signals* on page A-9.
- *AHB - Access Port signals* on page A-11.
- *APB - Access Port signals* on page A-13.

A.1.1 Serial wire or JTAG Debug Port signals

Table A-1 shows the *Serial Wire or JTAG Debug Port* (SWJ-DP) signals.

Table A-1 Serial wire and JTAG debug port signals

Name	Type	Clock domain	Description
ntrst	Input	swclkck	TAP asynchronous reset.
npotrst	Input	swclkck	JTAG powerup reset and Serial wire powerup reset.
swclkck	Input	NA	Serial wire clock and TAP clock.
swditms	Input	swclkck	Serial wire data input and TAP test mode select.
tdi	Input	swclkck	JTAG TAP data in or alternative input function.
dapresetn	Input	dapclk	DAP asynchronous reset active-LOW.
dapclk	Input	dapclk	DAP clock.
dapclken	Input	dapclk	DAP clock enable.
daprddata[31:0]	Input	dapclk	DAP read data.
dapready	Input	dapclk	DAP data bus ready.
dapslverr	Input	dapclk	AP slave error response.
cdbgprupack	Input	None	Debug power domain up acknowledge.
csysprupack	Input	None	System power domain up acknowledge.
cdbgrstack	Input	None	Debug reset acknowledge to reset controller.
targetid[31:0]	Input	None	Target ID for SW multi-drop selection.
instanceid[3:0]	Input	None	Instance ID for SW multi-drop selection.
swdo	Output	swclkck	Serial wire data output.
swdoen	Output	swclkck	Serial wire data output enable.
tdo	Output	swclkck	JTAG TAP data out.
ntdoen	Output	swclkck	TAP data out enable.
dapcaddr[15:2]	Output	dapclk	Compressed DAP address.
dapwrite	Output	dapclk	DAP bus write.
dapenable	Output	dapclk	DAP enable transaction.
dapabort	Output	dapclk	DAP abort.
dapsel	Output	dapclk	DAP transaction select.
dapwdata[31:0]	Output	dapclk	DAP write data.
cdbgprupreq	Output	NA	Debug power domain powerup request.
csysprupreq	Output	NA	System power domain powerup request.

Table A-1 Serial wire and JTAG debug port signals (continued)

Name	Type	Clock domain	Description
cdbrstreq	Output	NA	Debug reset request to reset controller.
jtagnsw	Output	swclktck	HIGH If JTAG selected. LOW If SWD selected.
jtagtop	Output	swclktck	JTAG state machine is in one of the four modes: <ul style="list-style-type: none"> • Test-Logic-Reset. • Run-Test/Idle. • Select-DR-Scan. • Select-IR-Scan.

A.1.2 DAPBUS interconnect signals

Table A-2 shows the DAPBUS interconnect signals.

Table A-2 DAPBUS interconnect signals

Name	Type	Clock domain	Description
clk	Input	clk	DAP Clock.
resetsn	Input	clk	DAP Reset.
daprdatam31<x>[31:0]	Input	clk	DAP read data bus.
dapreadym<x>	Input	clk	DAP ready.
dapslverrm<x>	Input	clk	DAP error.
dapcaddrs[15:2]	Input	clk	DAP compressed address bus.
dapsels	Input	clk	DAP select.
dapenables	Input	clk	DAP enable.
dapwrites	Input	clk	DAP write or read.
dapwdatas[31:0]	Input	clk	DAP write data bus.
dapaborts	Input	clk	DAP abort.
dapcaddrm<x>[7:2]	Output	clk	DAP compressed address bus.
dapselm<x>	Output	clk	DAP select.
dapenablem<x>	Output	clk	DAP enable.
dapwritem<x>	Output	clk	DAP write or read.
dapwdatam<x>[31:0]	Output	clk	DAP write data bus.
dapabortm<x>	Output	clk	DAP abort.
daprdatas[31:0]	Output	clk	DAP read data bus.
dapreadys	Output	clk	DAP ready.
dapslverrs	Output	clk	DAP error.

A.1.3 DAPBUS asynchronous bridge signals

Table A-3 shows the DAPBUS asynchronous bridge signals.

Table A-3 DAPBUS asynchronous bridge signals

Signal	Type	Clock domain	Description
dapclks	Input	dapclks	DAP clock.
dapclkens	Input	dapclks	DAP clock enable.
dapresetsn	Input	dapclks	DAP reset.
dapclkenm	Input	dapclks	DAP clock enable.
dapclkm	Input	dapclkm	DAP clock.

Table A-3 DAPBUS asynchronous bridge signals (continued)

Signal	Type	Clock domain	Description
dapresetm	Input	dapclks	DAP reset.
dapsels	Input	dapclks	The DAP select signal. Indicates that the DAP bus master is selecting this slave device and requires a data transfer.
dapaborts	Input	dapclks	The DAP abort. When the bus master asserts dapaborts HIGH, the DAP slave aborts the present DAP transfer and asserts dapreadys HIGH in the next cycle.
dapenables	Input	dapclks	The DAP enable. Indicates the second and subsequent cycles of a DAP transfer.
dapwrites	Input	dapclks	The DAP RW select signal. It indicates a DAP write access when HIGH and a DAP read access when LOW.
dapaddrs[31:0]	Input	dapclks	The DAP address bus.
dapwdatas[31:0]	Input	dapclks	The DAP write data bus.
dapreadym	Input	dapclkm	The DAP ready. The slave indicates whether it has completed present transfer and is ready for the next transfer.
dapslverrm	Input	dapclkm	The DAP slave error. The slave indicates that the present transfer has a error.
daprdatam[31:0]	Input	dapclkm	The DAP read data. The read data of the present DAP read transfer.
csysreq^a	Input	dapclks	Clock powerdown request.
dapreadys	Output	dapclks	The DAP ready. The DAP bus slave asserts this signal HIGH to indicate that it completed the current DAP transfer and is ready for the next transfer.
dapslverrs	Output	dapclks	The DAP slave error. When HIGH, the DAP slave indicates that the present DAP transaction had an error.
daprdatas[31:0]	Output	dapclks	The DAP read data. Carries the read data of a DAP read transfer.
dapselm	Output	dapclkm	The DAP select. Indicates that the master is selecting a particular slave for RW transfer.
dapabortm	Output	dapclkm	The DAP abort. When asserted HIGH, it indicates that the master is aborting the present transaction.
dapenablem	Output	dapclkm	The DAP enable. Indicates the second and subsequent cycles of a DAP transfer.
dapwritem	Output	dapclkm	The DAP RW. Indicates a write transfer when HIGH and a read transfer when LOW.
dapaddrm[31:0]	Output	dapclkm	The DAP address bus.
dapwdatam[31:0]	Output	dapclkm	The DAP write data. The master drives this bus and carries the write data for the present write transfer.
csysack^a	Output	dapclks	Clock powerdown acknowledge.
cactive^a	Output	dapclks	Clock is required when driven HIGH.

a. This signal is only present if you configure this component to have an LPI.

Cross-domain connections

The DAPBUS asynchronous bridge can be configured as a separate master interface component and slave interface component. If you configure the bridge in this way, then you must connect the two components as [Table A-4 on page A-7](#) shows.

Table A-4 shows DAPBUS asynchronous bridge cross-domain connections

Table A-4 DAPBUS asynchronous bridge cross-domain connections

Slave component signal	Type	Master component signal	Type
dapm_req_async	Output	daps_req_async	Input
dapm_ack_async	Input	daps_ack_async	Output
dapm_fwd_data_async	Output	daps_fwd_data_async	Input
dapm_rev_data_async	Input	daps_rev_data_async	Output
dapm_abort_req_async	Output	daps_abort_req_async	Input

A.1.4 DAPBUS synchronous bridge signals

Table A-5 shows the DAPBUS synchronous bridge signals.

Table A-5 DAPBUS synchronous bridge signals

Signal	Type	Clock domain	Description
dapclk	Input	dapclk	The DAP clock.
dapresetn	Input	dapclk	The DAP reset.
dapclkens	Input	dapclk	The DAP clock enable.
dapsels	Input	dapclk	The DAP select. Indicates that the slave device is selected and a data transfer is required.
dapaborts	Input	dapclk	The DAP abort. When this signal is asserted HIGH, then the DAP slave aborts the current DAP transfer and asserts dapreadys HIGH in the next cycle.
dapenables	Input	dapclk	The DAP enable. Indicates the second and subsequent cycles of a DAP transfer
dapwrites	Input	dapclk	The DAP RW. Indicates a DAP write access when HIGH and a DAP read access when LOW.
dapaddrs[31:0]	Input	dapclk	The DAP address bus from master.
dapwdatas[31:0]	Input	dapclk	The DAP write data. The DAP master drives this bus.
dapclkenm	Input	dapclk	The DAP clock enable.
dapreadym	Input	dapclk	The DAP ready. The slave indicates whether it has completed the current transfer and is ready for the next transfer.
dapslverrm	Input	dapclk	The DAP slave error. The slave indicates that the present transfer has an error.
daprdatam[31:0]	Input	dapclk	The DAP read data. The read data of the present DAP read transfer.
csysreq	Input	dapclk	Clock powerdown request.
dapreadys	Output	dapclk	The DAP slave ready. When asserted HIGH, it indicates that the slave completed the present DAP transfer and is ready for the next transfer.
dapslverrs	Output	dapclk	The DAP slave error. Indicates that the present DAP transaction has an error.
daprdatas[31:0]	Output	dapclk	The DAP read data. Carries the read data of a DAP read transfer.
dapselm	Output	dapclk	The DAP select. Indicates that the master is selecting a particular slave for RW transfer.

Table A-5 DAPBUS synchronous bridge signals (continued)

Signal	Type	Clock domain	Description
dapabortm	Output	dapclk	The DAP master abort. When asserted HIGH, it indicates that the master is aborting the current transaction.
dapenablem	Output	dapclk	The DAP enable. Indicates the second and subsequent cycles of a DAP transfer.
dapwritem	Output	dapclk	The DAP RW. Indicates a write transfer when HIGH and a read transfer when LOW.
dapaddrm[31:0]	Output	dapclk	The DAP address bus.
dapwdatam[31:0]	Output	dapclk	The DAP write data. The master drives this bus and carries the write data for the current write transfer.
csysack	Output	dapclk	Clock powerdown acknowledge.
cactive	Output	dapclk	Clock is required when driven HIGH.

A.1.5 JTAG - Access Port signals

Table A-8 on page A-11 shows the DAP JTAG-AP signals.

Table A-6 DAP JTAG access port signals

Name	Type	Clock domain	Description
dapclk	Input	dapclk	DAP internal clock.
dapclken	Input	dapclk	DAP clock enable.
dapresetn	Input	dapclk	DAP reset.
dapsel	Input	dapclk	DAP select.
dapenable	Input	dapclk	DAP enable.
dapwrite	Input	dapclk	DAP read or write.
dapabort	Input	dapclk	DAP abort.
dapcaddr[7:2]	Input	dapclk	DAP compressed address bus.
dapwdata[31:0]	Input	dapclk	DAP write data.
csrtek[7:0]	Input	dapclk	Returns TCK from JTAG slaves.
srstconnected[7:0]	Input	dapclk	Configure SRST support for JTAG slaves.
portconnected[7:0]	Input	dapclk	Configure which JTAG slaves are connected.
portenabled[7:0]	Input	dapclk	Indicates which JTAG slaves are enabled.
cstdo[7:0]	Input	dapclk	TDO from JTAG slaves.
dapready	Output	dapclk	DAP ready.
daprdata[31:0]	Output	dapclk	DAP read data.
nsrstout[7:0]	Output	dapclk	Sub system reset to JTAG slaves.
ncstrst[7:0]	Output	dapclk	Test reset to JTAG slaves.
cstek[7:0]	Output	dapclk	Test clock to JTAG slaves.
cstdi[7:0]	Output	dapclk	Test data input to JTAG slaves.
cstms[7:0]	Output	dapclk	Test mode select to JTAG slaves.

A.1.6 AXI - Access Port signals

Table A-7 shows the DAP AXI-AP signals.

Table A-7 DAP AXI access port signals

Name	Type	Clock domain	Description
clk	Input	clk	Clock.
resetn	Input	clk	Reset.
dapcaddr[7:2]	Input	clk	DAP address bus.
dapsel	Input	clk	DAP select. Asserted when the master selects this DAP slave and requires a data transfer.

Table A-7 DAP AXI access port signals (continued)

Name	Type	Clock domain	Description
dapenable	Input	clk	The DAP enable. Indicates the second and subsequent cycles of a DAP transfer.
dapwrite	Input	clk	The DAP RW. Indicates a DAP write access when HIGH and a DAP read access when LOW.
dapwdata[31:0]	Input	clk	The DAP write data.
dapabort	Input	clk	The DAP abort. When this signal is asserted HIGH, then the DAP slave aborts the present DAP transfer and asserts in the next cycle.
dbgen	Input	clk	Debug enable for AHB transfers.
spiden	Input	clk	Secure Privileged Invasive Debug Enable. Prevents Secure transfer initiation when LOW.
awready	Input	clk	Write address ready.
wready	Input	clk	Write data ready.
bresp[1:0]	Input	clk	Write response.
bvalid	Input	clk	Write response valid.
arready	Input	clk	Read address ready.
rdata[63:0]	Input	clk	Read data.
rresp[1:0]	Input	clk	Read data response.
rlast	Input	clk	Read data last transfer indication.
rvalid	Input	clk	Read data valid.
rombaseaddr[31:0]	Input	clk	Least significant 32-bit of the AXI-AP Debug Base Address Register.
rombaseaddru[31:0]	Input	clk	Most significant 32-bit of the AXI-AP Debug Base Address Register.
daprddata[31:0]	Output	clk	The DAP read data. Carries the read data of a DAP read transfer.
dapready	Output	clk	The DAP ready. When asserted HIGH, it indicates that the slave completed the present DAP transfer and is ready for the next transfer.
dapslverr	Output	clk	The DAP slave error. Indicates that the present DAP transaction has an error.
awaddr[63:0]	Output	clk	Write address.
awlen[3:0]	Output	clk	Write burst length.
awsize[2:0]	Output	clk	Write burst size.
awburst[1:0]	Output	clk	Write burst type.
awlock	Output	clk	Write lock type.
awcache[3:0]	Output	clk	Write cache type.
awprot[2:0]	Output	clk	Write protection type.
awvalid	Output	clk	Write address valid.
wdata[63:0]	Output	clk	Write data.
wstrb[7:0]	Output	clk	Write byte-lane strobes.

Table A-7 DAP AXI access port signals (continued)

Name	Type	Clock domain	Description
wlast	Output	clk	Write data last transfer indication.
wvalid	Output	clk	Write data valid.
bready	Output	clk	Write response ready.
araddr[63:0]	Output	clk	Read address.
arlen[3:0]	Output	clk	Read burst length.
arsize[2:0]	Output	clk	Read burst size.
arburst[1:0]	Output	clk	Read burst type.
arlock	Output	clk	Read lock type.
arcache[3:0]	Output	clk	Read cache type.
arprot[2:0]	Output	clk	Read protection type.
arvalid	Output	clk	Read address valid.
rready	Output	clk	Read data ready.
awdomain[1:0]	Output	clk	Write domain.
awsnoop[2:0]	Output	clk	Write snoop request type.
awbar[1:0]	Output	clk	Write barrier type.
ardomain[1:0]	Output	clk	Write domain.
arsnoop[3:0]	Output	clk	Read snoop request type.
arbar[1:0]	Output	clk	Read barriers.

A.1.7 AHB - Access Port signals

Table A-8 shows the DAP AHB-AP signals.

Table A-8 DAP AHB access port signals

Signal	Type	Clock domain	Description
dapabort	Input	dapclk	DAP abort.
dapcaddr[7:2]	Input	dapclk	DAP compressed address bus.
dapclk	Input	dapclk	DAP clock.
dapclken	Input	dapclk	DAP clock enable.
dapenable	Input	dapclk	DAP enable.
dapresetn	Input	dapclk	DAP reset.
dapsel	Input	dapclk	DAP select.
dapwdata[31:0]	Input	dapclk	DAP write data bus.
dapwrite	Input	dapclk	DAP write or read.
dbggen	Input	dapclk	Debug enable for AHB transfers.

Table A-8 DAP AHB access port signals (continued)

Signal	Type	Clock domain	Description
hrdatam	Input	dapclk	AHB read data bus.
hreadym	Input	dapclk	AHB slave ready.
hrespm	Input	dapclk	AHB slave response.
spiden	Input	dapclk	Secure Privileged Invasive Debug Enable. Prevents Secure transfer initiation when LOW.
rombaseaddr[31:0]	Input	dapclk	Static port to define the AHB ROM table base address.
daprddata[31:0]	Output	dapclk	DAP read data bus.
dapready	Output	dapclk	DAP ready.
dapslverr	Output	dapclk	DAP slave error.
haddrm[31:0]	Output	dapclk	AHB address bus.
hbstrbm[3:0]	Output	dapclk	AHB byte lane strobe.
hburstm[2:0]	Output	dapclk	AHB burst type.
hlockm	Output	dapclk	AHB lock transfer.
hprotm[6:0]	Output	dapclk	AHB protection type.
hsize[2:0]	Output	dapclk	AHB transfer size.
htransm[1:0]	Output	dapclk	AHB transfer type.
hwdatam[31:0]	Output	dapclk	AHB write data bus.
hwritem	Output	dapclk	AHB write or read.

A.1.8 APB - Access Port signals

Table A-9 shows the DAP APB-AP signals.

Table A-9 DAP APB-AP signals

Name	Type	Clock domain	Description
dapclk	Input	dapclk	DAP clock.
dapclken	Input	dapclk	DAP clock enable.
dapresetn	Input	dapclk	DAP reset.
dapsel	Input	dapclk	DAP select.
dapenable	Input	dapclk	DAP enable.
dapwrite	Input	dapclk	DAP write or read.
dapabort	Input	dapclk	DAP abort.
dapcaddr[7:2]	Input	dapclk	DAP compressed address bus.
dapwdata[31:0]	Input	dapclk	DAP write data bus.
pready	Input	dapclk	APB ready.
pslverr	Input	dapclk	APB slave error.
prdata[31:0]	Input	dapclk	APB read data bus.
deviceen	Input	dapclk	Device enable.
dapready	Output	dapclk	DAP ready.
dapslverr	Output	dapclk	DAP slave error.
daprddata[31:0]	Output	dapclk	DAP read data bus.
psel	Output	dapclk	APB select.
penable	Output	dapclk	APB enable.
pwrite	Output	dapclk	APB write or read.
paddr[31:2]	Output	dapclk	APB address bus.
pwdata[31:0]	Output	dapclk	APB write data bus.
pdbgswen	Output	dapclk	Enable software access to Debug APB.

A.2 APB component signals

The section describes the APB component signals. It contains the following subsections:

- [APB interconnect signals](#).
- [APB asynchronous bridge signals on page A-15](#).
- [APB synchronous bridge signals on page A-16](#).

A.2.1 APB interconnect signals

[Table A-10](#) shows the APB interconnect signals.

Table A-10 APB interconnect signals

Signal	Type	Clock domain	Description
clk	Input	clk	The clock reference signal for all APB debug interfaces. The rising edge of clk times all transfers on the APB.
resetn	Input	clk	Active-LOW reset.
prdatam <x>[31:0] ^c	Input	clk	APB read data. Drives this bus during read cycles.
preadym <x> ^c	Input	clk	APB ready. Uses this signal to extend an APB transfer.
pslverrm <x> ^c	Input	clk	Indicates a transfer failure. The APB peripherals are not required to support the pslverr pin.
paddrs <x>[saw:2] ^{ab}	Input	clk	The APB address bus for slave interface <x>.
psels <x> ^a	Input	clk	Select. Indicates that the slave interface <x> is selected, and a data transfer is required.
penables <x> ^a	Input	clk	Enable. Indicates the second and subsequent cycles of an APB transfer initiated on slave interface <x>.
pwrites <x> ^a	Input	clk	Direction. Indicates an APB write access when HIGH and an APB read access when LOW.
pwdatas <x>[31:0] ^a	Input	clk	Write data that the APB master device connected to the APBIC slave interface <x> drives.
targetid [31:0]	Input	clk	Provides information to uniquely identify the sub system connected to this APBIC.
paddr31s0	Input	clk	Enables components to distinguish between internal accesses from system software, and external accesses from a debugger.
dbgswen	Input	clk	Enable software access to debug APB.
paddrm <x>[maw:2] ^{cd}	Output	clk	The APB address bus for master interface <x>.
pselm <x> ^c	Output	clk	APB select. Indicates that the slave device connected to master interface <x> is selected, and a data transfer is required.
penablem <x> ^c	Output	clk	APB enable. Indicates the second and subsequent cycles of an APB transfer that the master interface <x> initiates.
pwriterm <x> ^c	Output	clk	APB RW transfer. Indicates an APB write access when HIGH, and an APB read access when LOW.
pdatam <x>[31:0] ^c	Output	clk	Write data that the APBIC master interface <x> drives.

Table A-10 APB interconnect signals (continued)

Signal	Type	Clock domain	Description
prdatas <x>[31:0] ^a	Output	clk	Read data. The slave interface <x> drives this bus during read cycles.
preadys <x> ^a	Output	clk	APB ready. The slave interface <x> uses this signal to extend an APB transfer.
pslverrs <x> ^a	Output	clk	Indicates a transfer failure.

a. Where <x>=0 to (NUM_SLAVE_INTF-1).

b. Where saw is a parameter dependent number.

c. Where <x>=0 to (NUM_MASTER_INTF-1).

d. Where maw is a parameter dependent number.

A.2.2 APB asynchronous bridge signals

Table A-11 shows the APB asynchronous bridge signals.

Table A-11 APB asynchronous bridge signals

Signal	Type	Clock domain	Description
pclks	Input	pclks	APB clock.
presetsn	Input	pclks	APB reset.
pclkens	Input	pclks	APB clock enable.
pclkm	Input	pclkm	APB clock.
presetmn	Input	pclkm	APB reset.
pclkenm	Input	pclkm	APB clock enable.
psels	Input	pclks	APB select. Indicates that the slave interface is selected and a data transfer is required.
penables	Input	pclks	APB enable. Indicates the second and subsequent cycles of an APB transfer initiated on slave interface.
pwrites	Input	pclks	APB RW transfer. Indicates an APB write access when HIGH and an APB read access when LOW.
paddrs [31:0]	Input	pclks	APB address bus.
pwdatas [31:0]	Input	pclks	APB write data.
preadym	Input	pclkm	APB ready. The slave device uses this signal to extend an APB transfer.
pslverrm	Input	pclkm	APB transfer error. Indicates a transfer failure. The APB peripherals are not required to support the pslverr pin.
prdatam [31:0]	Input	pclkm	APB read data. The selected slave drives this bus during read cycles.
csysreq ^a	Input	pclks	Clock powerdown request.
preadys	Output	pclks	APB ready. The slave interface uses this signal to extend an APB transfer.
pslverrs	Output	pclks	APB transfer error. Indicates a transfer failure. The APB peripherals are not required to support the pslverr pin.
prdatas [31:0]	Output	pclks	APB read data. The slave interface drives this bus during read cycles.

Table A-11 APB asynchronous bridge signals (continued)

Signal	Type	Clock domain	Description
pselm	Output	pclk	APB select. Indicates that the slave device connected to the master interface is selected and a data transfer is required.
penablem	Output	pclk	APB enable. Indicates the second and subsequent cycles of an APB transfer that the master interface initiates.
pwritem	Output	pclk	APB RW transfer. Indicates an APB write access when HIGH and an APB read access when LOW.
paddr[31:0]	Output	pclk	APB address bus.
pwwdatam[31:0]	Output	pclk	APB write data. The APB master interface drives this bus.
csysack^a	Output	pclocks	Clock powerdown acknowledge.
cactive^a	Output	pclocks	Clock is required when driven HIGH.

a. This signal is present only if you configure this component to have a low-power interface, and it configured for master-only or full.

Cross-domain connections

The APB asynchronous bridge can be configured as a separate master interface component and slave interface component. If you configure the bridge in this way, then you must connect the two components as [Table A-12](#) shows.

[Table A-12](#) shows APB asynchronous bridge cross-domain connections.

Table A-12 APB asynchronous bridge cross-domain connections

Slave component signal	Type	Master component signal	Type
apbm_req_async	Output	apbs_req_async	Input
apbm_ack_async	Input	apbs_ack_async	Output
apbm_fwd_data_async	Output	apbs_fwd_data_async	Input
apbm_rev_data_async	Input	apbs_rev_data_async	Output

A.2.3 APB synchronous bridge signals

[Table A-13](#) shows the APB synchronous bridge signals.

Table A-13 APB synchronous bridge signals

Signal	Type	Clock domain	Description
pclk	Input	pclk	APB clock signal for all downstream APB debug interfaces.
presetn	Input	pclk	APB reset.
pclkens	Input	pclk	APB clock enable.
psels	Input	pclk	APB select. Indicates that the slave interface is selected and a data transfer is required.
penables	Input	pclk	APB enable. Indicates the second and subsequent cycles of an APB transfer initiated on slave interface.

Table A-13 APB synchronous bridge signals (continued)

Signal	Type	Clock domain	Description
pwrites	Input	pclk	APB RW transfer. Indicates an APB write access when HIGH and an APB read access when LOW.
paddrs[31:0]	Input	pclk	APB address bus.
pwdatas[31:0]	Input	pclk	APB write data.
pclkenm	Input	pclk	APB clock enable.
preadym	Input	pclk	APB ready. The slave device uses this signal to extend an APB transfer.
pslverrm	Input	pclk	APB transfer error. Indicates a transfer failure. The APB peripherals are not required to support the pslverr pin.
prdatam[31:0]	Input	pclk	APB read data. The selected slave drives this bus during read cycles.
csysreq^a	Input	pclk	Clock powerdown request.
preadys	Output	pclk	APB ready. The slave interface uses this signal to extend an APB transfer.
pslverrs	Output	pclk	APB transfer error. Indicates a transfer failure. The APB peripherals are not required to support the pslverr pin.
prdatas[31:0]	Output	pclk	APB read data. The slave interface drives this bus during read cycles.
pselm	Output	pclk	APB select. Indicates that the slave device connected to master interface is selected and a data transfer is required.
penablem	Output	pclk	APB enable. Indicates the second and subsequent cycles of an APB transfer initiated by master interface.
pwritem	Output	pclk	APB RW transfer. Indicates an APB write access when HIGH and an APB read access when LOW.
paddrm[31:0]	Output	pclk	APB address bus.
pwdatam[31:0]	Output	pclk	APB write data. The APB master interface drives this bus.
csysack^a	Output	pclk	Clock powerdown acknowledge.
cactive^a	Output	pclk	Clock is required when driven HIGH.

a. This signal is only present if you configure this component to have an LPI.

A.3 ATB interconnect signals

This section describes the following component signals:

- [ATB replicator signals.](#)
- [ATB trace funnel signals on page A-19.](#)
- [ATB upsizer signals on page A-20.](#)
- [ATB downsizer signals on page A-21.](#)
- [ATB asynchronous bridge signals on page A-22.](#)
- [ATB synchronous bridge signals on page A-23.](#)

A.3.1 ATB replicator signals

[Table A-14](#) shows the ATB replicator signals.

Table A-14 ATB replicator signals

Name	Type	Clock domain	Description
afreadys	Input	clk	ATB data flush complete on the slave port.
afvalidm0	Input	clk	ATB data flush request on the master port 0.
afvalidm1	Input	clk	ATB data flush request on the master port 1.
atbytess[<bw>:0] ^a	Input	clk	ATB number of valid bytes, LSB aligned, on the slave port.
clk	Input	clk	ATB clock.
atdatas[<dw>:0] ^b	Input	clk	ATB trace data.
atids[6:0]	Input	clk	ATB ID for current trace data.
atreadym0	Input	clk	ATB transfer ready on master port 0.
atreadym1	Input	clk	ATB transfer ready on master port 1.
resetn	Input	clk	ATB reset.
atvalids	Input	clk	ATB valid signal present.
paddrdbg[11:2]	Input	clk	Debug APB address bus.
penabledbg	Input	clk	Debug APB enable signal, indicates second and subsequent cycles.
pseldbg	Input	clk	Debug APB component select.
pwwdatadb[31:0]	Input	clk	Debug APB write data bus.
pwrtedbg	Input	clk	Debug APB write transfer.
pclkendbg	Input	clk	Debug APB clock enable.
paddrdbg31	Input	clk	Enables components to distinguish between internal accesses from system software, and external accesses from a debugger.
syncreqm0	Input	clk	Synchronization request.
syncreqm1	Input	clk	Synchronization request.
afreadym0	Output	clk	ATB data flush complete for the master port 0.
afreadym1	Output	clk	ATB data flush complete for the master port 1.
afvalids	Output	clk	ATB data flush request for the master port.

Table A-14 ATB replicator signals (continued)

Name	Type	Clock domain	Description
atbytesm0 [<bw>:0] ^b	Output	clk	ATB number of valid bytes, LSB aligned, on the master port.
atbytesm1 [<bw>:0] ^b	Output	clk	ATB number of valid bytes, LSB aligned, on the master port.
atdatam0 [<dw>:0] ^c	Output	clk	ATB trace data on the master port 0.
atdatam1 [<dw>:0] ^c	Output	clk	ATB trace data on the master port 1.
atidm0 [6:0]	Output	clk	ATB ID for current trace data on master port 0.
atidm1 [6:0]	Output	clk	ATB ID for current trace data on master port 1.
atreadys	Output	clk	ATB transfer ready.
atvalidm0	Output	clk	ATB valid signal present on master port 0.
atvalidm1	Output	clk	ATB valid signal present on master port 1.
preadydbg	Output	clk	Debug APB ready signal.
prdatadb [31:0]	Output	clk	Debug APB read data bus.
pslverrdbg	Output	clk	Debug APB transfer error signal.
syncreqs	Output	clk	Synchronization request.

a. <bw> has a value in the range 0-3 that is calculated at configuration time.

b. <dw> is the width of the data bus minus one.

A.3.2 ATB trace funnel signals

Table A-15 shows the ATB trace funnel signals.

Table A-15 ATB trace funnel signals

Name	Type	Clock domain	Description
afreadys <x> ^a	Input	clk	ATB data flush complete for the slave port <x>.
afvalidm	Input	clk	ATB data flush request for the master port.
atbytes <x>[<bw>:0] ^{ab}	Input	clk	ATB number of valid bytes, LSB aligned, on the slave port <x>.
clk	Input	clk	ATB clock.
atdatas <x>[<dw>:0] ^{ac}	Input	clk	ATB trace data on the slave port <x>.
atids <x>[6:0] ^a	Input	clk	ATB ID for current trace data on slave port <x>.
atreadym	Input	clk	ATB transfer ready on master port.
resetn	Input	clk	ATB reset.
atvalids <x> ^a	Input	clk	ATB valid signal present on slave port <x>.
paddrdbg [11:2]	Input	clk	Debug APB address bus.
paddrdbg31	Input	clk	Enables components to distinguish between internal accesses from system software, and external accesses from a debugger.
pclkendbg	Input	clk	Debug APB clock enable.

Table A-15 ATB trace funnel signals (continued)

Name	Type	Clock domain	Description
penabledbg	Input	clk	Debug APB enable signal, indicates second and subsequent cycles.
pseldbg	Input	clk	Debug APB component select.
pwdatadb[31:0]	Input	clk	Debug APB write data bus.
pwritedb	Input	clk	Debug APB write transfer.
syncreqm	Input	clk	Synchronization request.
afreadym	Output	clk	ATB data flush complete for the master port.
afvalids<x>^a	Output	clk	ATB data flush request for the slave port <x>.
atbytesm[<bw>:0]^b	Output	clk	ATB number of valid bytes, LSB aligned, on the master port.
atdatam[<dw>:0]^c	Output	clk	ATB trace data on the master port.
atidm[6:0]	Output	clk	ATB ID for current trace data on master port.
atreadys<x>^a	Output	clk	ATB transfer ready on slave port <x>.
atvalidm	Output	clk	ATB valid signals present on master port.
prdatadb[31:0]	Output	clk	Debug APB read data bus.
preadydbg	Output	clk	Debug APB ready signal.
syncreqs<x>^a	Output	clk	Synchronization request.

a. Where the value of <x> can be 0-7.

b. Where <bw> is in the range 0-3 and is automatically calculated at configuration time.

c. Where <dw> is the data width of the interface minus one.

A.3.3 ATB upsizer signals

Table A-16 shows the ATB upsizer signals.

Table A-16 ATB upsizer signals

Signal	Type	Clock domain	Description
clk	Input	clk	Global ATB clock.
resetrn	Input	clk	ATB interface reset when LOW. This signal is asserted LOW asynchronously, and deasserted HIGH synchronously.
atids[6:0]	Input	clk	An ID that uniquely identifies the source of the trace.
atvalids	Input	clk	A transfer is valid during this cycle. If LOW, all other ATB signals must be ignored in this cycle.
atbytess[<sbw>:0]^a	Input	clk	The number of bytes on atdata to be captured, minus 1.
atdatas[<sdw>:0]^b	Input	clk	Trace data.
afreadys	Input	clk	This is a flush acknowledge. Asserted when buffers are flushed.
atreadym	Input	clk	Slave is ready to accept data.

Table A-16 ATB upsizer signals (continued)

Signal	Type	Clock domain	Description
afvalidm	Input	clk	This is the flush signal. All buffers must be flushed because trace capture is about to stop.
syncreqm	Input	clk	Synchronization request.
atreadys	Output	clk	Slave is ready to accept data.
afvalids	Output	clk	This is the flush signal. All buffers must be flushed because trace capture is about to stop.
syncreqs	Output	clk	Synchronization request.
atvalidm	Output	clk	A transfer is valid during this cycle. If LOW, all the other ATB signals must be ignored in this cycle.
atidm[6:0]	Output	clk	An ID that uniquely identifies the source of the trace.
atbytesm[<mbw>:0]^c	Output	clk	The number of bytes on atdata to be captured, minus 1.
atdatam[<mdw>:0]^d	Output	clk	Trace data.
afreadym	Output	clk	This is a flush acknowledge. Asserted when buffers are flushed.

a. <sbw> has a range of 0-2.

b. <sdw> value can be either 7, 15, 31, or 63.

c. <mbw> has a range of 0-3.

d. <mdw> value can be either 7, 15, 31, 62, or 127.

A.3.4 ATB downsizer signals

Table A-17 shows the ATB downsizer signals.

Table A-17 ATB downsizer signals

Signal	Type	Clock domain	Description
clk	Input	clk	Global ATB clock.
resetsn	Input	clk	The ATB interface reset. When LOW, this signal is asserted LOW asynchronously, and deasserted HIGH synchronously.
atvalids	Input	clk	A transfer is valid during this cycle. If LOW, all the other ATB signals must be ignored in this cycle.
atids[6:0]	Input	clk	An ID that uniquely identifies the source of the trace.
atbytes[<sbw>:0]^a	Input	clk	The number of bytes on atdata to be captured, minus 1.
atdatas[<sdw>-1:0]^b	Input	clk	Trace data bus.
afreadys	Input	clk	This is a flush acknowledge. Asserted when buffers are flushed.
atreadym	Input	clk	Slave is ready to accept data.
afvalidm	Input	clk	This is the flush signal. All buffers must be flushed because trace capture is about to stop.
syncreqm	Input	clk	Synchronization request.
atreadys	Output	clk	Slave is ready to accept data.

Table A-17 ATB downsizer signals (continued)

Signal	Type	Clock domain	Description
afvalids	Output	clk	This is the flush signal. All buffers must be flushed because trace capture is about to stop.
syncreqs	Output	clk	Synchronization request.
atvalidm	Output	clk	A transfer is valid during this cycle. If LOW, all other ATB signals must be ignored in this cycle.
atidm[6:0]	Output	clk	An ID that uniquely identifies the source of the trace.
atbytesm[mbw:0]^c	Output	clk	The number of bytes on ATDATA to be captured, minus 1.
atdatam[mdw:0]^d	Output	clk	Trace data bus.
afreadym	Output	clk	This is a flush acknowledge. Asserted when buffers are flushed.

a. Where sbw can have the range 0-3 and is automatically calculated at configuration time based on the data width of the slave interface.

b. Where sdw is the data width of the slave interface.

c. Where mbw can have the range 0-3 and is automatically calculated at configuration time based on the data width of the master interface.

d. Where mdw is the data width of the master interface.

A.3.5 ATB asynchronous bridge signals

Table A-18 shows the ATB asynchronous bridge signals.

Table A-18 ATB asynchronous bridge signals

Name	Type	Clock domain	Description
clks	Input	clks	ATB clock.
resetsn	Input	clks	ATB reset.
clkens	Input	clks	ATB clock enable.
clkm	Input	clkkm	ATB clock.
resetmn	Input	clkkm	ATB reset.
clkenm	Input	clkkm	ATB clock enable.
atvalids	Input	clks	ATB valid signal.
atreadym	Input	clkkm	ATB transfer ready.
atids[6:0]	Input	clks	ATB ID for the present trace data.
atbytes[bw:0]^a	Input	clks	ATB number of valid bytes, LSB aligned, on the slave port.
atdatas[dw:0]^b	Input	clks	ATB trace data.
afvalidm	Input	clkkm	ATB data flush request.
afreadys	Input	clks	ATB data flush complete.
afreadym	Input	clkkm	ATB data flush complete.
syncreqm	Input	clks	Synchronization request.
csysreq^c	Input	clkkm	Clock powerdown request.

Table A-18 ATB asynchronous bridge signals (continued)

Name	Type	Clock domain	Description
atvalidm	Output	clks	ATB valid signal.
atready	Output	clks	ATB transfer ready.
atidm[6:0]	Output	clkm	ATB ID for the present trace data.
atbytesm[bw:0]^a	Output	clkm	ATB number of valid bytes, LSB aligned, on the master port.
atdatam[dw:0]	Output	clkm	ATB trace data.
afvalids	Output	clks	ATB data flush request.
syncreqs	Output	clks	Synchronization request.
cactive^c	Output	clkm	Clock is required when driven HIGH.
csysack^c	Output	clkm	Clock powerdown acknowledge.

a. Where bw has a range of 0-3.

b. Where dw is either 7, 15, 31, or 63.

c. This signal is only present if you configure the device to have an LPI.

Cross-domain connections

The ATB asynchronous bridge can be configured as a separate master interface component and slave interface component. If you configure the bridge in this way, then you must connect the two components as [Table A-19](#) shows.

[Table A-19](#) shows ATB asynchronous bridge cross-domain connections.

Table A-19 ATB asynchronous bridge cross-domain connections

Slave component signal	Type	Master component signal	Type
atb_rev_data_in	Input	atb_rev_data_out	Output
atb_fwd_data_out	Output	atb_fwd_data_in	Input
zero_pointer_d	Input	zero_pointer	Output
slv_safe_state	Output	slv_safe_state_d	Input
syncreqs_req_async_in	Input	syncreqs_req_async_out	Output
syncreqs_ack_async_out	Output	syncreqs_ack_async_in	Input

A.3.6 ATB synchronous bridge signals

[Table A-20](#) shows the ATB synchronous bridge signals.

Table A-20 ATB synchronous bridge signals

Name	Type	Clock domain	Description
afready	Input	clk	ATB data flush complete.
afvalidm	Input	clk	ATB data flush request.
atbytes[<bw>:0]^a	Input	clk	ATB number of valid bytes, LSB aligned, on the slave port.

Table A-20 ATB synchronous bridge signals (continued)

Name	Type	Clock domain	Description
clk	Input	clk	ATB clock.
clkens	Input	clk	ATB clock enable.
clkenm	Input	clk	ATB clock enable.
atdatas[<dw>:0]^b	Input	clk	ATB trace data.
atids[6:0]	Input	clk	ATB ID for the present trace data.
atready_m	Input	clk	ATB transfer ready.
resetr_n	Input	clk	ATB reset for the ATCLK domain.
atvalid_s	Input	clk	ATB valid signal present.
csysreq^c	Input	clk	Clock powerdown request.
syncreq_m	Input	clk	Synchronization request.
afready_m	Output	clk	ATB data flush complete.
afvalid_s	Output	clk	ATB data flush request.
atbytes_m[<bw>:0]^b	Output	clk	ATB number of valid bytes, LSB aligned, on the master port.
atdatam[<dw>:0]^b	Output	clk	ATB trace data.
atid_m	Output	clk	ATB ID for current trace data.
atready_s	Output	clk	ATB transfer ready.
atvalid_m	Output	clk	ATB valid signals present.
cactive^c	Output	clk	Clock is required when driven HIGH.
csysack^c	Output	clk	Clock powerdown acknowledge.
syncreq_s	Output	clk	Synchronization request.

a. <bw> has a range of 0-3.

b. <dw> is the data width of the interface, minus one.

c. This signal is only present if you configure the device to have an LPI.

A.4 Timestamp component signals

This section describes timestamp component signals in the following sections:

- [Timestamp generator signals.](#)
- [Timestamp encoder signals on page A-26.](#)
- [Narrow timestamp replicator signals on page A-27.](#)
- [Narrow timestamp asynchronous bridge signals on page A-27.](#)
- [Narrow timestamp synchronous bridge signals on page A-29.](#)
- [Timestamp decoder signals on page A-30.](#)
- [Timestamp interpolator signals on page A-31.](#)

A.4.1 Timestamp generator signals

[Table A-21](#) shows the timestamp generator signals.

Table A-21 Timestamp generator signals

Name	Type	Clock domain	Description
clk	Input	clk	APB clock.
resetsn	Input	clk	APB reset.
hltdbg	Input	clk	Request to halt the counter when the processor is in debug state.
paddrctrl[11:2]	Input	clk	APB address.
pselectrl	Input	clk	APB select. Indicates that the slave interface is selected and a data transfer is required.
penablectrl	Input	clk	APB enable. Indicates the second and subsequent cycles of a transfer initiated on a slave interface.
pwritectrl	Input	clk	APB RW transfer. Indicates an APB write access when HIGH and an APB read access when LOW.
pwdatactrl[31:0]	Input	clk	APB write data. This bus is driven by the APB master device connected to slave interface.
paddrread[11:2]	Input	clk	APB address.
pselectread	Input	clk	APB select. Indicates that the slave interface is selected and a data transfer is required.
penableread	Input	clk	APB enable. Indicates the second and subsequent cycles of a transfer initiated on a slave interface.
pwriteread	Input	clk	APB RW transfer. Indicates an APB write access when HIGH and an APB read access when LOW. Because this is an RO interface, writes have no effect.
pwdataread[31:0]	Input	clk	APB write data. The APB master device connected to slave interface drives this bus. Because this is an RO interface, writes have no effect.
tsvalueb[63:0]	Output	clk	Wide timestamp value in binary.
tsforcesync	Output	clk	Resynchronization request.
preadyctrl	Output	clk	APB ready. The slave device uses this signal to extend an APB transfer.
pslverrctrl	Output	clk	Indicates a transfer failure.
prdatactrl[31:0]	Output	clk	APB read data. The slave interface drives this bus during read cycles.

Table A-21 Timestamp generator signals (continued)

Name	Type	Clock domain	Description
preadyread	Output	clk	APB ready. The slave device uses this signal to extend an APB transfer.
pslverrread	Output	clk	Indicates a transfer failure.
prdataread[31:0]	Output	clk	APB read data. Slave interface drives this bus during read cycles.

A.4.2 Timestamp encoder signals

[Table A-22](#) shows the timestamp encoder signals.

Table A-22 Timestamp encoder signals

Name	Type	Clock domain	Description
tsclk	Input	tsclk	Timestamp clock.
tsresetn	Input	tsclk	Timestamp reset.
tsvalue[63:0]	Input	tsclk	Timestamp generator interface value.
tsforcesync	Input	tsclk	Timestamp generator interface force synchronization.
tssyncready	Input	tsclk	Timestamp slave ready.
tsbit[6:0]	Output	tsclk	Timestamp encoded value.
tssync[1:0]	Output	tsclk	Timestamp synchronization bits.

A.4.3 Narrow timestamp replicator signals

Table A-23 shows the narrow timestamp replicator signals.

Table A-23 Narrow timestamp replicator signals

Name	Type	Clock domain	Description
clk	Input	clk	Timestamp clock.
resetsn	Input	clk	Timestamp reset.
tssyncreadym<x>	Input	clk	Timestamp slave ready.
tsbits[6:0]	Input	clk	Timestamp encoded value.
tssyncs[1:0]	Input	clk	Timestamp synchronization bits.
tsbitm<x>[6:0]^a	Output	clk	Timestamp encoded value.
tssyncm<x>[1:0]	Output	clk	Timestamp synchronization bits.
tssyncreadys	Output	clk	Timestamp slave ready.

a. Where <x> can have any value in the range 0-15.

A.4.4 Narrow timestamp asynchronous bridge signals

Table A-24 shows the narrow timestamp asynchronous bridge signals.

Table A-24 Narrow timestamp asynchronous bridge signals

Name	Type	Clock domain	Description
clkm	Input	clkm	Clock.
resetmn	Input	clkm	Reset.
clks	Input	clks	Clock.
resetsn	Input	clks	Reset.
tsbits[6:0]	Input	clks	Timestamp encoded value.
tssyncs[1:0]	Input	clks	Timestamp synchronization bits.
csysreq^a	Input	clks	Clock powerdown request.
tssyncreadym	Input	clkm	Timestamp slave ready.
tssyncreadys	Output	clks	Timestamp slave ready.
csysack^a	Output	clks	Clock powerdown acknowledge.
cactive^a	Output	clks	Clock is required when driven HIGH.
tsbitm[6:0]	Output	clkm	Timestamp encoded value.
tssyncm[1:0]	Output	clkm	Timestamp synchronization bits.

a. This signal is only present if you configure the device to have an LPI.

Cross-domain connections

The narrow timestamp asynchronous bridge can be configured as a separate master interface component and slave interface component. If you configure the bridge in this way, then you must connect the two components as [Table A-25](#) shows.

[Table A-25](#) shows narrow timestamp asynchronous bridge cross-domain connections.

Table A-25 Narrow timestamp asynchronous bridge cross-domain connections

Slave component signal	Type	Master component signal	Type
wr_ptr_gry_s	Output	wr_ptr_gry_m	Input
encl_data_s	Output	encl_data_m	Input
rd_ptr_gry_s	Input	rd_ptr_gry_m	Output
rd_ptr_bin_s	Input	rd_ptr_bin_m	Output
lp_req_s	Output	lp_req_m	Input
lp_ack_s	Input	lp_ack_m	Output

A.4.5 Narrow timestamp synchronous bridge signals

Table A-26 shows the narrow timestamp synchronous bridge signals.

Table A-26 Narrow timestamp synchronous bridge signals

Name	Type	Clock domain	Description
clk	Input	clk	Clock.
resetn	Input	clk	Reset.
clkens	Input	clk	Clock enable.
clkenm	Input	clk	Clock enable.
tsbits[6:0]	Input	clk	Timestamp encoded value.
tssyncs[1:0]	Input	clk	Timestamp synchronization bits.
tssyncreadym	Input	clk	Timestamp slave ready.
csysreq^a	Input	clk	Clock powerdown request.
tssyncreadys	Output	clk	Timestamp slave ready.
tsbitm[6:0]	Output	clk	Timestamp encoded value.
tssyncm[1:0]	Output	clk	Timestamp synchronization bits.
csysack^a	Output	clk	Clock powerdown acknowledge.
cactive^a	Output	clk	Clock is required when driven HIGH.

a. This signal is only present if you configure the device to have an LPI.

A.4.6 Timestamp decoder signals

Table A-27 shows the timestamp decoder signals.

Table A-27 Timestamp decoder signals

Name	Type	Clock domain	Description
clk	Input	clk	Clock.
resetn	Input	clk	Reset.
tsbit[6:0]	Input	clk	Timestamp encoded value.
tssync[1:0]	Input	clk	Timestamp synchronization bits.
tssyncready	Output	clk	Timestamp slave ready.
tsvalue[63:0]	Output	clk	Timestamp decoded value. The original value exported from the timestamp generator.

A.4.7 Timestamp interpolator signals

Table A-28 shows the timestamp interpolator signals.

Table A-28 Timestamp interpolator signals

Name	Type	Clock domain	Description
clk	Input	clk	Clock.
resetn	Input	clk	Reset.
tsvalueb[63:0]	Input	clk	Timestamp value.
tsvalueintpb[63:0]	Output	clk	Interpolated timestamp value.

A.5 Trigger component signals

This section describes the ECT signals in the following sections:

- [Cross Trigger Interface signals.](#)
- [Cross Trigger Matrix signals on page A-33.](#)
- [Event asynchronous bridge signals on page A-34.](#)

A.5.1 Cross Trigger Interface signals

[Table A-29](#) shows the CTI signals.

Table A-29 CTI signals

Name	Type	Clock domain	Description
cihsbypass[3:0]	Input	cticlk	Channel interface handshake bypass.
cisbypass	Input	cticlk	Channel interface sync bypass.
ctiapbsbypass	Input	cticlk	Synchronization bypass between APB and CTI clock.
ctichin[3:0]	Input	cticlk	Channel in.
ctichoutack[3:0]	Input	cticlk	Channel out acknowledge.
cticlk	Input	cticlk	CTI clock.
cticlken	Input	cticlk	CTI clock enable.
ctitrigin[7:0]	Input	cticlk	Trigger in.
ctitrigoutack[7:0]	Input	cticlk	Trigger out acknowledge.
dbgen	Input	NA	Invasive debug enable.
ctiresetn	Input	cticlk	Reset.
niden	Input	cticlk	Non-invasive debug enable.
paddrdbg[11:2]	Input	pclkdbg	Debug APB address bus.
paddrdbg31	Input	pclkdbg	Enables components to distinguish between internal accesses from system software and external accesses from a debugger.
pclkdbg	Input	pclkdbg	Debug APB clock.
pclkendbg	Input	pclkdbg	Debug APB clock enable.
penabledbg	Input	pclkdbg	Debug APB enable signal, indicates second and subsequent cycles.
presetdbgn	Input	pclkdbg	Debug APB reset.
pseldbg	Input	pclkdbg	Debug APB component select.
pwdatadb[31:0]	Input	pclkdbg	Debug APB write data bus.
pwritedb	Input	pclkdbg	Debug APB write transfer.
se	Input	N/A	Scan enable.
tihsbypass[7:0]	Input	cticlk	Trigger interface handshake bypass, static value.
tinidensel[7:0]	Input	cticlk	Masks when NIDEN is LOW, static value.
tisbypassack[7:0]	Input	cticlk	Trigger out acknowledge sync bypass, static value.

Table A-29 CTI signals (continued)

Name	Type	Clock domain	Description
tisbypassin[7:0]	Input	cticlk	Trigger in sync bypass, static value.
todbgensel[7:0]	Input	cticlk	Masks when dbgen is LOW, static value.
asicctl[7:0]	Output	cticlk	External multiplexer control.
ctichinack[3:0]	Output	cticlk	Channel in acknowledge.
ctichout[3:0]	Output	cticlk	Channel out.
ctitriginack[7:0]	Output	cticlk	Trigger in acknowledge.
ctitrigout[7:0]	Output	cticlk	Trigger out.
prdatadb[31:0]	Output	pclkdbg	Debug APB read data bus.
preadydbg	Output	pclkdbg	Debug APB ready signal.

A.5.2 Cross Trigger Matrix signals

Table A-30 shows the CTM signals.

Table A-30 CTM signals

Name	Type	Clock domain	Description
cihsbypass0[3:0]	Input	ctmclk	Handshaking bypass port 0.
cihsbypass1[3:0]	Input	ctmclk	Handshaking bypass port 1.
cihsbypass2[3:0]	Input	ctmclk	Handshaking bypass port 2.
cihsbypass3[3:0]	Input	ctmclk	Handshaking bypass port 3.
cisbypass0	Input	ctmclk	Sync bypass for port 0.
cisbypass1	Input	ctmclk	Sync bypass for port 1.
cisbypass2	Input	ctmclk	Sync bypass for port 2.
cisbypass3	Input	ctmclk	Sync bypass for port 3.
ctmchin0[3:0]	Input	ctmclk	Channel in port 0.
ctmchin1[3:0]	Input	ctmclk	Channel in port 1.
ctmchin2[3:0]	Input	ctmclk	Channel in port 2.
ctmchin3[3:0]	Input	ctmclk	Channel in port 3.
ctmchoutack0[3:0]	Input	ctmclk	Channel out acknowledge port 0.
ctmchoutack1[3:0]	Input	ctmclk	Channel out Acknowledge port 1.
ctmchoutack2[3:0]	Input	ctmclk	Channel out acknowledge port 2.
ctmchoutack3[3:0]	Input	ctmclk	Channel out acknowledge port 3.
ctmclk	Input	ctmclk	Clock.
ctmclken	Input	ctmclk	Clock enable.
ctmresetn	Input	ctmclk	Reset.

Table A-30 CTM signals (continued)

Name	Type	Clock domain	Description
se	Input	N/A	Scan enable.
ctmchinack0[3:0]	Output	ctmclk	Channel in acknowledge port 0.
ctmchinack1[3:0]	Output	ctmclk	Channel in acknowledge port 1.
ctmchinack2[3:0]	Output	ctmclk	Channel in acknowledge port 2.
ctmchinack3[3:0]	Output	ctmclk	Channel in acknowledge port 3.
ctmchout0[3:0]	Output	ctmclk	Channel out port 0.
ctmchout1[3:0]	Output	ctmclk	Channel out port 1.
ctmchout2[3:0]	Output	ctmclk	Channel out port 2.
ctmchout3[3:0]	Output	ctmclk	Channel out port 3.

A.5.3 Event asynchronous bridge signals

Table A-31 shows the event asynchronous bridge signals.

———— **Note** ————

Master clock is the domain that drives the slave interface to this bridge.

Table A-31 Event asynchronous bridge signals

Name	Type	Clock domain	Description
clks	Input	clks	Clock.
clkens	Input	clks	Clock enable.
resetsn	Input	clks	Reset.
clkm	Input	clkm	Clock.
clkenm	Input	clkm	Clock enable.
resetmn	Input	clkm	Reset.
events	Input	clks	Event request.
eventackm	Input	clkm	Event acknowledge.
eventacks	Output	clks	Event acknowledge.
eventm	Output	clkm	Event request.

A.6 Trace sink signals

This section describes the following component signals:

- [Trace Port Interface Unit signals](#).
- [Embedded Trace Buffer signals on page A-36](#).

A.6.1 Trace Port Interface Unit signals

[Table A-32](#) shows the TPIU signals.

Table A-32 TPIU signals

name	Type	clock domain	Description
afreadys	Input	atclk	ATB data flush complete for the master port.
atbytess[1:0]	Input	atclk	ATB number of valid bytes, LSB aligned, on the slave port.
atclk	Input	atclk	ATB clock.
atclken	Input	atclk	ATB clock enable.
atdatas[31:0]	Input	atclk	ATB trace data on the slave port.
atids[6:0]	Input	atclk	ATB ID for current trace data on slave port.
atresetn	Input	atclk	ATB reset for the atclk domain.
atvalids	Input	atclk	ATB valid signals present on slave port.
extctlin[7:0]	Input	atclk	External control input.
flushin	Input	atclk	Flush input from the CTI.
paddrdbg[11:2]	Input	pclkdbg	Debug APB address bus.
paddrdbg31	Input	pclkdbg	Enables components to distinguish between internal accesses from system software and external accesses from a debugger.
pclkdbg	Input	pclkdbg	Debug APB clock.
pclkendbg	Input	pclkdbg	Debug APB clock enable.
penabledbg	Input	pclkdbg	Debug APB enable signal, indicates second and subsequent cycles.
presetdbgn	Input	pclkdbg	Debug APB asynchronous reset.
pseldbg	Input	pclkdbg	Debug APB component select.
pwwdatadb[31:0]	Input	pclkdbg	Debug APB write data bus.
pwwritdbg	Input	pclkdbg	Debug APB write transfer.
se	Input	N/A	Scan enable.
tpctl	Input	atclk	Tie-off to report presence of tracectl , static value.
tpmaxdatasize[4:0]	Input	atclk	Tie-off to report maximum number of pins on tracedata , static value.
traceclkkin	Input	traceclkkin	Trace clock.
tresetn	Input	traceclkkin	Trace clock asynchronous reset.
trigin	Input	atclk	Trigger input from the CTI.
afvalids	Output	atclk	ATB data flush request for the master port.

Table A-32 TPIU signals (continued)

name	Type	clock domain	Description
atreadys	Output	atclk	ATB transfer ready on slave port.
extctlout[7:0]	Output	atclk	External control output.
flushinack	Output	atclk	Flush input acknowledgement.
prdatadb[31:0]	Output	pcldbg	Debug APB read data bus.
preadydbg	Output	pcldbg	Debug APB ready signal.
traceclk	Output	traceclk	Half the frequency of the exported trace port clock, traceclk .
tracectl	Output	traceclk	Trace port control.
tracedata[31:0]	Output	traceclk	Trace port data.
triginack	Output	atclk	Trigger input acknowledgement.

A.6.2 Embedded Trace Buffer signals

Table A-33 shows the ETB signals.

Table A-33 ETB signals

Name	Type	Clock domain	Description
afreadys	Input	atclk	ATB data flush complete.
atbytess[1:0]	Input	atclk	ATB number of valid bytes, LSB aligned, on the slave port.
atclk	Input	atclk	ATB clock.
atclken	Input	atclk	ATB clock enable.
atdatas[31:0]	Input	atclk	ATB trace data.
atids[6:0]	Input	atclk	ATB ID for the current trace data.
atresetn	Input	atclk	ATB reset for the atclk domain.
atvalids	Input	atclk	ATB valid signals present.
flushin	Input	atclk	Flush input from the CTI.
mbistaddr[AW-1:0]	Input	atclk	Memory BIST address.
mbistce	Input	atclk	Memory BIST chip enable.
mbistdin[31:0]	Input	atclk	Memory BIST data in.
mbistwe	Input	atclk	Memory BIST write enable.
mteston	Input	atclk	Memory BIST test is enabled.
paddrdbg[11:2]	Input	pcldbg	Debug APB address bus.
paddrdbg31	Input	pcldbg	Enables components to distinguish between internal accesses from system software and external accesses from a debugger.
pcldbg	Input	pcldbg	Debug APB clock.
pclkendbg	Input	pcldbg	Debug APB clock enable.

Table A-33 ETB signals (continued)

Name	Type	Clock domain	Description
penabledbg	Input	pclkdbg	Debug APB enable signal. Indicates second and subsequent cycles.
presetdbg	Input	pclkdbg	Debug APB reset.
pseldbg	Input	pclkdbg	Debug APB component select.
pwdatadb[31:0]	Input	pclkdbg	Debug APB write data bus.
pwritedb	Input	pclkdbg	Debug APB write transfer.
se	Input	N/A	Scan enable.
trigin	Input	atclk	Trigger input from the CTI.
acqcomp	Output	atclk	Trace acquisition complete.
afvalids	Output	atclk	ATB data flush request for the master port.
atreadys	Output	atclk	ATB transfer ready on slave port.
flushinack	Output	atclk	Flush input acknowledgement.
full	Output	atclk	The cxtb RAM overflowed or wrapped around.
mbistdout[31:0]	Output	atclk	Memory BIST data out.
prdatadb[31:0]	Output	pclkdbg	Debug APB read data bus.
preadydbg	Output	pclkdbg	Debug APB ready signal. Use this signal to extend an APB transfer.
triginack	Output	atclk	Trigger input acknowledgement.

A.7 Authentication and event bridges

This section describes the following component signals:

- [Authentication asynchronous bridge signals.](#)
- [Authentication synchronous bridge signals on page A-39.](#)
- [Authentication replicator on page A-39.](#)

A.7.1 Authentication asynchronous bridge signals

[Table A-34](#) shows the authentication asynchronous bridge signals.

Table A-34 Authentication asynchronous bridge signals

Name	Type	Clock domain	Description
clks	Input	clks	Authentication clock.
clkm	Input	clkm	Authentication clock.
resetsn	Input	clks	Authentication reset.
resetmn	Input	clkm	Authentication reset.
dbgens	Input	clks	Invasive debug enable.
nidens	Input	clks	Non-invasive debug enable.
spidens	Input	clks	Secure invasive debug enable.
spnidens	Input	clks	Secure non-invasive debug enable.
dbgswens	Input	clks	Invasive software debug enable.
dbgenm	Output	clkm	Invasive debug enable.
nidenm	Output	clkm	Non-invasive debug enable.
spidenm	Output	clkm	Secure invasive debug enable.
spnidenm	Output	clkm	Secure non-invasive debug enable.
dbgswenm	Output	clkm	Invasive software debug enable.

Cross-domain connections

The authentication asynchronous bridge can be configured as a separate master interface component and slave interface component. If you configure the bridge in this way, then you must connect the two components as [Table A-35](#) shows.

[Table A-35](#) shows authentication asynchronous bridge cross-domain connections.

Table A-35 Authentication asynchronous bridge cross-domain connections

Slave component signal	Type	Master component signal	Type
authm_req_async	Output	auths_req_async	Input
authm_ack_async	Input	auths_ack_async	Output
authm_fwd_data_async	Output	auths_fwd_data_async	Input

A.7.2 Authentication synchronous bridge signals

Table A-36 shows the authentication synchronous bridge signals.

Table A-36 Authentication synchronous bridge signals

Name	Type	Clock domain	Description
clk	Input	clk	Authentication clock.
resetn	Input	clk	Authentication reset.
dbgens	Input	clk	Invasive debug enable.
nidens	Input	clk	Non-invasive debug enable.
spidens	Input	clk	Secure invasive debug enable
dbgswens	Input	clk	Invasive software debug enable.
spnidens	Input	clk	Secure non-invasive debug enable.
dbgenm	Output	clk	Invasive debug enable.
nidenm	Output	clk	Non invasive debug enable.
spidenm	Output	clk	Secure invasive debug enable.
spnidenm	Output	clk	Secure non-invasive debug enable.
dbgswenm	Output	clk	Invasive software debug enable.

A.7.3 Authentication replicator

Table A-37 shows the authentication replicator signals.

Table A-37 Authentication replicator signals

Name	Type	Clock domain	Description
clk	Input	clk	Authentication clock.
resetn	Input	clk	Authentication reset.
dbgens	Input	clk	Invasive debug enable.
nidens	Input	clk	Non-invasive debug enable.
spidens	Input	clk	Secure invasive debug enable.
spnidens	Input	clk	Secure non-invasive debug enable.
dbgswens	Input	clk	Invasive software debug enable.
dbgenm<x>^a	Output	clk	Invasive debug enable.
nidenm<x>^a	Output	clk	Non-invasive debug enable.
spidenm<x>^a	Output	clk	Secure invasive debug enable.
spnidenm<x>^a	Output	clk	Secure non-invasive debug enable.
dbgswenm<x>^a	Output	clk	Invasive software debug enable.

a. Where <x> is the master interface number.

A.8 Granular power requester signals

Table A-38 shows the granular power requester signals.

Table A-38 Granular power requester signals

Name	Type	Clock domain	Description
clk	Input	clk	Clock
resetn	Input	clk	Reset
paddr31dbg	Input	clk	Enables components to distinguish between internal accesses from system software and external accesses from a debugger.
cpwrupack[31:0]	Input	clk	Powerup acknowledge. This signal acknowledges that a system power controller responded to a powerup or powerdown request.
pseldbg	Input	clk	DAP select.
penabledbg	Input	clk	DAP enable.
pwritdbg	Input	clk	DAP write or read.
paddrdbg[11:2]	Input	clk	DAP compressed address bus.
pwwdatadb[31:0]	Input	clk	DAP write data bus.
preadydbg	Output	clk	DAP ready.
pslverrdbg	Output	clk	DAP slave error.
prdatadb[31:0]	Output	clk	DAP compressed address bus.
cpwrupreq[31:0]	Output	clk	Powerup request. This signal requests the system power controller to: <ul style="list-style-type: none"> • Powerup the target power domain. • Enable the clocks. De-asserting cpwrupreq indicates to a power controller that power can be removed from a domain.

Appendix B

Revisions

This appendix describes the technical changes between released issues of this book.

Table B-1 Issue A

Change	Location	Affects
First release	-	-

Table B-2 Differences between Issue A and Issue B

Change	Location	Affects
Correction to signal name capitalization and signal directions.	Chapter 2 <i>Functional Overview</i>	All revisions
Correction to signal name capitalization and signal directions.	Appendix A <i>Signal Descriptions</i>	All revisions
Clarification of management register description.	Chapter 3 <i>Programmers Model</i>	All revisions
Component revision updated in the identification registers.	Chapter 3 <i>Programmers Model</i>	r1p0
ATB replicator IDFILTER0 diagram updated.	Figure 3-52 on page 3-54	All revisions
Moved and updated DAPBUS interconnect and APB interconnect and ROM table chapters into subsections of the Debug Access Port.	Chapter 4 <i>Debug Access Port</i>	All revisions
Component versions updated in block summary.	CoreSight SoC-400 block summary on page 1-3	r1p0 and above
Detail added on clock domain crossing bridges.	Chapter 4 <i>Debug Access Port</i>	All revisions
Detail added on clock domain crossing bridges.	Chapter 6 <i>ATB Interconnect Components</i>	All revisions

Table B-2 Differences between Issue A and Issue B (continued)

Change	Location	Affects
Detail added on clock domain crossing bridges.	Chapter 7 Timestamp Components	All revisions
Event Asynchronous Bridge component information included.	Entire document	All revisions
Granular Power Requester component added and referenced in Granular Power Requester on page 2-31 and Granular power requester signals on page A-40.	Granular Power Requester on page 2-31	r1p0 and above
Timestamp interpolator component added and referenced in Timestamp interpolator on page 2-22 and Timestamp interpolator signals on page A-31.	Timestamp interpolator on page 7-12	r1p0 and above

Table B-3 Differences between Issue B and Issue C

Change	Location	Affects
Updated Structure of CoreSight SoC-400 on page 1-2 section.	Chapter 1 Introduction	All revisions
Updated Narrow timestamp asynchronous bridge revision in CoreSight SoC-400 block summary on page 1-3.	Chapter 1 Introduction	All revisions
Updated Product revisions on page 1-13 for r2p0.	Chapter 1 Introduction	r2p0
Added rombaseaddr1[31:0] and rombaseaddru[31:0] to Figure 2-6 on page 2-7.	Chapter 2 Functional Overview	All revisions
Added rombaseaddr[31:0] to Figure 2-7 on page 2-8.	Chapter 2 Functional Overview	All revisions
Updated Event asynchronous bridge on page 2-25 section.	Chapter 2 Functional Overview	All revisions
Moved and updated JTAG-DP register summary on page 3-175 into subsection of the Debug port register summary on page 3-174.	Chapter 3 Programmers Model	All revisions
Moved and updated JTAG-DP register descriptions on page 3-203 into subsection of the Debug port implementation-specific registers on page 3-193.	Chapter 3 Programmers Model	All revisions
Reset value correction in JTAG-DP register summary on page 3-175.	Chapter 3 Programmers Model	All revisions
Updated the description in Table 3-218 on page 3-182.	Chapter 3 Programmers Model	All revisions
Updated the description in Table 3-229 on page 3-190.	Chapter 3 Programmers Model	All revisions
Component revision updated in the identification registers.	Chapter 3 Programmers Model	r2p0
Updated DAP flow of control on page 4-3 section.	Chapter 4 Debug Access Port	All revisions
Moved and updated Operation in JTAG-DP mode on page 4-6 and Operation in SW-DP mode on page 4-7 into subsection of the JTAG and SWD interface on page 4-6.	Chapter 4 Debug Access Port	All revisions
Updated ATB upsizer on page 6-6 section.	Chapter 6 ATB Interconnect Components	All revisions
Updated Arbitration on page 6-3 section in ATB funnel on page 6-3.	Chapter 6 ATB Interconnect Components	All revisions
Added rombaseaddr1[31:0] and rombaseaddru[31:0] to Table A-7 on page A-9.	Appendix A Signal Descriptions	All revisions
Added rombaseaddr[31:0] to Table A-8 on page A-11.	Appendix A Signal Descriptions	All revisions

Table B-4 Differences between Issue C and Issue D

Change	Location	Affects
Updated the signal case for the following block diagrams: <ul style="list-style-type: none"> Figure 2-25 on page 2-24. Figure 2-26 on page 2-25. Figure 2-29 on page 2-27. Figure 2-30 on page 2-28. 	Chapter 2 <i>Functional Overview</i>	All
Updated the offset value for CIDR 0-3 in Table 3-246 on page 3-204	Chapter 3 <i>Programmers Model</i>	All
Updated the top-level signal case for ECT components.	Chapter 8 <i>Embedded Cross Trigger</i>	All
Updated the top-level signal case for TPIU components.	Chapter 9 <i>Trace Port Interface Unit</i>	All
Updated the top-level signal case for ETB components.	Chapter 10 <i>Embedded Trace Buffer</i>	All
Updated the top-level signal case for ECT, TPIU, and ETB components.	Appendix A <i>Signal Descriptions</i>	All
Updated the component version references	Table 1-1 on page 1-3 Table 3-51 on page 3-48	All

Table B-5 Differences between Issue D and Issue E

Change	Location	Affects
Updated product name to CoreSight SoC-400	Entire document	All
Added compliance information	<i>Compliance</i> on page 1-6	All
Updated signals	Figure 2-6 on page 2-7	All
Updated Debug Base Register descriptions	<ul style="list-style-type: none"> AHB-AP Debug Base Address register, ROMBASE, 0xF8 on page 3-182 AXI-AP Debug Base Address register on page 3-187 APB-AP Debug Base Address register, BASE, 0xF8 on page 3-192 	All
Updated reset value for DOMAIN field	AXI-AP Control/Status Word register on page 3-183	r3p0
Updated figure to show JTAG-DP	Figure 3-217 on page 3-197	All
Modified the revision value in AHB-AP Identification register	Table 3-219 on page 3-182	r3p0
Added a note for Domain field in AXI-AP CSW register	Table 3-220 on page 3-183	r3p0
Updated ARLOCK and AWLOCK sizes	AXI transfers on page 4-23	All
Added synchronization request signals	<ul style="list-style-type: none"> Table A-14 on page A-18 Table A-15 on page A-19 Table A-20 on page A-23 	All

Table B-6 Differences between Issue E and Issue F

Change	Location	Affects
Corrected case of signals.	Throughout	All
Updated the component block versions.	Chapter 1 Introduction Chapter 3 Programmers Model	r3p1
Updated the example CoreSight SoC-400 system.	Typical CoreSight SoC-400 system on page 1-4	All
Improved clarity of the introduction.	Chapter 1 Introduction	All
Improved clarity of component descriptions in the functional overview, and redistributed information between this document, the <i>ARM® CoreSight™ SoC-400 Integration Manual</i> , and the <i>ARM® CoreSight™ SoC-400 Implementation Guide</i> to better match the intended audience of each document.	Chapter 2 Functional Overview	All
Moved APB component descriptions from DAP component descriptions to their own sections and chapter.	Chapter 2 Functional Overview Chapter 4 Debug Access Port Chapter 5 APB Interconnect Components Appendix A Signal Descriptions	All
Moved event asynchronous bridge description from authentication bridges to cross-triggering components.	Chapter 2 Functional Overview Chapter 8 Embedded Cross Trigger Appendix A Signal Descriptions	All
Changed dapaddr[7:2] to dapcaddr[7:2] .	AXI access port on page 2-5 DAP AXI access port signals on page A-9	r3p1
Removed ts_bit_valid_qualify signal from narrow timestamp replicator.	Narrow timestamp replicator on page 2-20 Narrow timestamp replicator on page 7-7 Narrow timestamp replicator signals on page A-27	r3p1
Corrected timestamp interpolator signal list.	Timestamp interpolator on page 2-22 Timestamp interpolator signals on page A-31	All
Added description of the authentication replicator.	Authentication bridges on page 2-29 Authentication and event bridges on page A-38	All
Improved clarity of various programmers model registers.	Chapter 3 Programmers Model	All
Replaced SW-DP description of IDCODE register with DPIDR Register.	Debug port implementation-specific registers on page 3-193	All
Renamed SW-DP WCR Register to DLCR Register.	Debug port implementation-specific registers on page 3-193	All
Added description of Timestamp generator CNTCVL and CNTCVU registers.	Timestamp generator registers description on page 3-206	All
Reorganized, consolidated and rewrote substantial information in the component description chapters to improve clarity.	Chapter 4 Debug Access Port Chapter 5 APB Interconnect Components Chapter 6 ATB Interconnect Components Chapter 7 Timestamp Components Chapter 8 Embedded Cross Trigger Chapter 9 Trace Port Interface Unit Chapter 10 Embedded Trace Buffer	All

Table B-6 Differences between Issue E and Issue F (continued)

Change	Location	Affects
Added and corrected information on clocks and resets for each component. Described where synchronizers are required. Added note to consult the <i>ARM® CoreSight™ SoC-400 Integration Manual</i> , when using clock enables to interface between synchronous clock domains.	Chapter 4 Debug Access Port Chapter 5 APB Interconnect Components Chapter 6 ATB Interconnect Components Chapter 7 Timestamp Components Chapter 8 Embedded Cross Trigger Chapter 9 Trace Port Interface Unit Chapter 10 Embedded Trace Buffer	All
Clarified the behavior of low power interfaces.	Chapter 5 APB Interconnect Components Chapter 6 ATB Interconnect Components Chapter 7 Timestamp Components	All
Renamed SProt to CSW.Prof[1], because SProt is not defined elsewhere.	Chapter 4 Debug Access Port Chapter 5 APB Interconnect Components Chapter 6 ATB Interconnect Components	All
Corrected arbitration behavior of the non-programmable funnel.	Non-programmable funnel on page 6-5	All
Described use of ATB synchronous bridge as a trace buffer.	ATB synchronous bridge on page 6-10	All
Described usage of the timestamp distribution network for processor time and CoreSight time, and clarified that the same network must not be used for both.	Chapter 7 Timestamp Components	All
Clarified usage of the timestamp generator hltdbg signal.	Timestamp generator on page 7-4	All
Updated guidance to TPA designers on traceclk alignment expectations.	traceclk alignment on page 9-5	All
Added flowcharts from CoreSight Design Kits explaining ETB trace stop, flush, and trigger operation.	ETB trace capture and formatting on page 10-5	All
Removed Granular Power Requester chapter from the book, because the information is provided in Granular Power Requester on page 2-31 and other sections.	Chapter 2 Functional Overview	All
Corrected CTM signal list to show that its channel interfaces are always four channels wide.	CTM signals on page A-33	All
Listed signals that must be connected between slave and master interface components of asynchronous bridges when separately implemented	Appendix A Signal Descriptions	All

Table B-7 Differences between Issue F and Issue G

Change	Location	Affects
Updated CoreSight block summary table.	Table 1-1 on page 1-3	r3p2
rombaseaddr port added to figure.	Figure 2-8 on page 2-9	r3p2
Added <i>ATB Phantom Bridges</i> section.	ATB Phantom Bridges on page 2-18	r3p2
Added <i>Channel asynchronous bridge</i> section.	Channel asynchronous bridge on page 2-25 Channel asynchronous bridge on page 8-8	r3p2
Added Cross Trigger to System Trace Macrocell section.	Cross Trigger to System Trace Macrocell on page 2-26 Cross Trigger to System Trace Macrocell on page 8-9	r3p2

Table B-7 Differences between Issue F and Issue G (continued)

Change	Location	Affects
Updated component revision fields.	Chapter 3 Programmers Model	r3p2
Added <i>Timestamp recovery from stopped clock</i> section.	Timestamp recovery from stopped clock on page 7-9	r3p2
Added description of JTAG instruction register configuration option.	Serial Wire or JTAG Debug Port on page 2-2	r3p2
Added missing <i>Reset</i> values column to table.	Timestamp generator register summary on page 3-204	r3p2
Minor updates and corrections to text, figures and tables.	Throughout the document.	r3p2